基于FPGA的BDPSK直接序列擴(kuò)頻通信系統(tǒng)的研究
[Abstract]:Direct sequence spread spectrum communication has been widely used in military and civil fields in recent years because of its excellent anti-interference ability, band efficiency and confidentiality. The communication system designed in this paper adopts the transmitter, receiver and modules of the spread spectrum communication system designed and implemented by large-scale programmable logic device (FPGA), including all kinds of filters of important carrier generator (NCO),. And digital loop filter, phase-locked loop and other modules are integrated on a FPGA chip, which improves the stability and reliability of the communication system. In this paper, the existing spread spectrum algorithms are studied, and the design and debugging of each module at the transmitter and receiver are completed. The specific work is as follows: (1) according to the characteristics of FPGA, the existing spread spectrum code synchronization methods are optimized and improved. In this paper, a PN code synchronization method is proposed, which is convenient for FPGA devices to realize, and finally the signal despreading is completed. The anti-white noise ability of-25.38 dB, is up to-18.3 dB. (2) in the design of carrier synchronization circuit, the traditional Costas ring structure is improved and tested. The resources are saved and the reliability of the synchronization circuit is improved. (3) in the design of the in-place synchronization circuit. Combined with the traditional clock synchronization and Gardner bit synchronization algorithm, a bit synchronization algorithm based on jump detection and frequency word adjustment is proposed. The accuracy of the algorithm is between the above two, which combines the good tracking and memory performance of the phase-locked loop, and the structure is simple and easy to implement. It is a bit synchronization extraction algorithm for decision, which is more suitable for the hardware circuit implementation of FPGA devices. (4) the data communication interface between the baseband signal source generated by computer and the modulation and demodulation system of FPGA development board is designed through RS232 serial port. The interface design has good portability and is convenient to test the performance of communication system.
【學(xué)位授予單位】:青島大學(xué)
【學(xué)位級別】:碩士
【學(xué)位授予年份】:2017
【分類號】:TN914.42
【參考文獻(xiàn)】
相關(guān)期刊論文 前9條
1 郭意;唐濤;;CDMA技術(shù)的原理與應(yīng)用[J];信息通信;2016年04期
2 宋艷敏;蘇中;季林;時(shí)佳斌;;改進(jìn)Costas環(huán)的GPS載波跟蹤環(huán)路[J];火力與指揮控制;2014年09期
3 劉昌錦;韋哲;;香農(nóng)公式在擴(kuò)頻通信中的應(yīng)用[J];四川兵工學(xué)報(bào);2013年04期
4 陰法明;;超寬帶技術(shù)[J];科技資訊;2008年36期
5 田洪;;擴(kuò)頻通信在數(shù)據(jù)傳輸中的應(yīng)用[J];科技情報(bào)開發(fā)與經(jīng)濟(jì);2008年30期
6 王東;胡艷軍;;軟件無線電[J];計(jì)算機(jī)技術(shù)與發(fā)展;2006年12期
7 張會(huì)生,王效洪,耿光輝;基于FPGA實(shí)現(xiàn)根升余弦濾波器的研究[J];無線通信技術(shù);2005年02期
8 嚴(yán)添明,吳樂南;PN碼性質(zhì)特點(diǎn)及其應(yīng)用[J];西部廣播電視;2005年01期
9 徐以濤,沈良,王金龍;FPGA技術(shù)在軟件無線電中的應(yīng)用[J];電信科學(xué);2001年11期
相關(guān)碩士學(xué)位論文 前2條
1 譚雪霏;數(shù)字通信系統(tǒng)中同步技術(shù)的研究[D];南京理工大學(xué);2007年
2 夏為民;擴(kuò)頻技術(shù)在電力線載波通信中的應(yīng)用研究[D];南京理工大學(xué);2002年
,本文編號:2491086
本文鏈接:http://sikaile.net/kejilunwen/xinxigongchenglunwen/2491086.html