本文選題：高速數(shù)據(jù)傳輸 + 光纖�。� 參考：《北京理工大學(xué)》2016年碩士論文

【摘要】：隨著科學(xué)技術(shù)的飛速發(fā)展,雷達(dá)、通信、空間飛行器測(cè)控等應(yīng)用過(guò)程中經(jīng)采樣產(chǎn)生和需進(jìn)行處理的數(shù)據(jù)量呈現(xiàn)爆炸式的增長(zhǎng),對(duì)數(shù)據(jù)傳輸系統(tǒng)的速率、可靠性、穩(wěn)定性和存儲(chǔ)能力的要求越來(lái)越高。傳統(tǒng)的并行數(shù)據(jù)傳輸系統(tǒng)越來(lái)越難以滿足現(xiàn)代設(shè)備對(duì)數(shù)據(jù)傳輸?shù)母邘挕⒏呖煽啃院瓦h(yuǎn)距離傳輸需求。因此,對(duì)新型數(shù)據(jù)傳輸系統(tǒng)的研究不僅具有理論意義,而且更具有實(shí)用價(jià)值。本課題來(lái)源于某連續(xù)波雷達(dá)項(xiàng)目,該項(xiàng)目要求數(shù)據(jù)傳輸系統(tǒng)具有傳輸距離遠(yuǎn)、帶寬大、延遲低、可靠性高的特點(diǎn)。本文在對(duì)現(xiàn)有的數(shù)據(jù)傳輸技術(shù)與系統(tǒng)進(jìn)行充分調(diào)研與分析的基礎(chǔ)上,設(shè)計(jì)與實(shí)現(xiàn)了一種基于FPGA和光纖技術(shù)的高速數(shù)據(jù)傳輸系統(tǒng)。本系統(tǒng)由數(shù)據(jù)發(fā)送端和數(shù)據(jù)接收端組成,兩者之間通過(guò)光纖互聯(lián),可實(shí)現(xiàn)遠(yuǎn)距離、大帶寬和低延遲的實(shí)時(shí)數(shù)據(jù)傳輸。本文的具體研究工作如下:一、通過(guò)對(duì)當(dāng)今主流數(shù)據(jù)傳輸技術(shù)的廣泛調(diào)研,選擇了適合于雷達(dá)回波數(shù)據(jù)的實(shí)時(shí)傳輸技術(shù);二、對(duì)高速數(shù)據(jù)傳輸系統(tǒng)在某連續(xù)波雷達(dá)中的應(yīng)用背景進(jìn)行了介紹,對(duì)本課題相關(guān)的關(guān)鍵技術(shù)進(jìn)行了研究,具體包括數(shù)據(jù)組幀技術(shù)、數(shù)據(jù)校驗(yàn)技術(shù)和同步設(shè)計(jì)技術(shù)等;三、通過(guò)分析數(shù)據(jù)傳輸系統(tǒng)的功能需求和指標(biāo)要求,完成了系統(tǒng)總體框架設(shè)計(jì);四、對(duì)本傳輸系統(tǒng)中FPGA相關(guān)功能和接口的編程實(shí)現(xiàn)進(jìn)行了詳細(xì)研究,具體包括Aurora串行傳輸模塊、DDR3 SDRAM接口和PCI Express總線接口等;五、為了驗(yàn)證系統(tǒng)的功能和性能,對(duì)所設(shè)計(jì)的數(shù)據(jù)傳輸系統(tǒng)進(jìn)行了詳細(xì)測(cè)試。包括通過(guò)上位機(jī)對(duì)傳輸?shù)臄?shù)據(jù)進(jìn)行實(shí)時(shí)處理、ISE ChipScope軟件調(diào)試等方法,驗(yàn)證了系統(tǒng)功能的正確性。測(cè)試結(jié)果表明本課題所設(shè)計(jì)的數(shù)據(jù)傳輸系統(tǒng)具有大帶寬、大容量、高穩(wěn)定性的特點(diǎn),數(shù)據(jù)傳輸速率能達(dá)到150MB/s,能夠滿足該連續(xù)波雷達(dá)的數(shù)據(jù)傳輸需求。
[Abstract]:With the rapid development of science and technology, the amount of data produced and processed in the application process of radar, communication and space vehicle is increasing explosively. The requirements for the rate, reliability, stability and storage capacity of the data transmission system are getting higher and higher. The traditional parallel data transmission system is becoming more and more difficult to meet. Modern equipment has high bandwidth, high reliability and long distance transmission requirements for data transmission. Therefore, the study of the new data transmission system is not only of theoretical significance but also more practical. This project comes from a continuous wave radar project. This project requires that the data transmission system has long transmission distance, large bandwidth, low delay and reliable data transmission system. On the basis of full investigation and analysis of the existing data transmission technology and system, a high-speed data transmission system based on FPGA and optical fiber technology is designed and implemented. This system is composed of data transmitter and data receiver, which can achieve long distance, large bandwidth and low between the two. The specific research work of this paper is as follows: firstly, through extensive research on current mainstream data transmission technology, the real-time transmission technology suitable for radar echo data is selected. Two, the application background of high speed data transmission system in a CW radar is introduced, and the key technologies related to this topic are also introduced. Research, including data frame technology, data verification technology and synchronization design technology, and so on. Three, the overall framework design of the system is completed by analyzing the functional requirements and requirements of the data transmission system. Four, the programming implementation of FPGA related functions and interfaces in this transmission system is studied in detail, including the Aurora string. The line transmission module, the DDR3 SDRAM interface and the PCI Express bus interface, etc.. Five, in order to verify the function and performance of the system, the designed data transmission system is tested in detail. It includes the real-time processing of the data transmitted through the upper computer, the debugging of ISE ChipScope software and so on, which verifies the correctness of the system function. It shows that the data transmission system designed in this paper has the characteristics of large bandwidth, large capacity and high stability, and the data transmission rate can reach 150MB/s, which can meet the data transmission requirements of the CW radar.

【學(xué)位授予單位】：北京理工大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2016
【分類號(hào)】：TN957.53

【參考文獻(xiàn)】

相關(guān)期刊論文 前7條

1 信侃;賈峰;;SRIO總線技術(shù)研究及其FPGA實(shí)現(xiàn)[J];無(wú)線電工程;2014年12期

2 俞健;周維超;劉坤;;DSP與FPGA的SRIO互連設(shè)計(jì)[J];半導(dǎo)體光電;2012年06期

3 王長(zhǎng)清;冀映輝;王維;蔡惠智;;基于PCI-Express和Aurora協(xié)議高速光纖通信板卡的實(shí)現(xiàn)[J];微計(jì)算機(jī)應(yīng)用;2010年01期

4 劉思久;趙蔚;;實(shí)現(xiàn)USB2.0高速數(shù)據(jù)傳輸?shù)膯?wèn)題探討[J];計(jì)算機(jī)工程與應(yīng)用;2007年02期

5 徐鋒;馮正勇;;基于RocketIO的SAR雷達(dá)系統(tǒng)高速串行傳輸?shù)膶?shí)現(xiàn)[J];遙感技術(shù)與應(yīng)用;2006年02期

6 鄧?yán)镂?余少華;InfiniBand體系結(jié)構(gòu)和協(xié)議規(guī)范[J];光通信研究;2001年04期

7 劉國(guó)歲，孫光民，顧紅，，朱曉華;連續(xù)波雷達(dá)及其信號(hào)處理技術(shù)[J];現(xiàn)代雷達(dá);1995年06期

相關(guān)會(huì)議論文 前1條

1 李優(yōu)杏;周先敏;呂軍紅;;基于FPGA的SERDES接口設(shè)計(jì)與實(shí)現(xiàn)[A];中國(guó)通信學(xué)會(huì)第五屆學(xué)術(shù)年會(huì)論文集[C];2008年

相關(guān)碩士學(xué)位論文 前10條

1 李勛;高速多通道數(shù)據(jù)傳輸系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)[D];中北大學(xué);2015年

2 楊威;基于FPGA的以太網(wǎng)和串口數(shù)據(jù)傳輸系統(tǒng)設(shè)計(jì)與實(shí)現(xiàn)[D];哈爾濱工程大學(xué);2013年

3 姚秦;測(cè)控通信中高速數(shù)據(jù)傳輸系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)[D];西安電子科技大學(xué);2013年

4 魏蕓;基于FPGA的PCIe總線DMA平臺(tái)設(shè)計(jì)[D];武漢理工大學(xué);2013年

5 孟曉東;基于FPGA的DDR3控制器設(shè)計(jì)與驗(yàn)證[D];國(guó)防科學(xué)技術(shù)大學(xué);2012年

6 李永乾;基于8b/10b編碼技術(shù)的SerDes接口電路設(shè)計(jì)[D];電子科技大學(xué);2010年

7 周玉龍;基于FPGA的高速數(shù)據(jù)傳輸及存儲(chǔ)系統(tǒng)設(shè)計(jì)與實(shí)現(xiàn)[D];電子科技大學(xué);2010年

8 沈利;Infiniband網(wǎng)絡(luò)接口的研究與實(shí)現(xiàn)[D];國(guó)防科學(xué)技術(shù)大學(xué);2010年

9 王廷龍;基于FPGA和PCI總線高速數(shù)據(jù)傳輸板的開(kāi)發(fā)[D];哈爾濱工業(yè)大學(xué);2009年

10 冼友倫;基于FPGA的數(shù)字濾波器設(shè)計(jì)與高速數(shù)據(jù)傳輸[D];西安電子科技大學(xué);2009年

本文編號(hào)：1814351