發(fā)布時(shí)間：2018-04-28 05:55

  本文選題：LDPC + 譯碼器　； 參考：《西南交通大學(xué)》2017年碩士論文

【摘要】：自從信息論的創(chuàng)始人香農(nóng)(Shannon)在其論文中提出了信道編碼的理念后,學(xué)者們就開始投身于研究發(fā)現(xiàn)復(fù)雜度低、易于實(shí)現(xiàn)且逼近香濃極限的性能優(yōu)異的信道編碼。上個(gè)世紀(jì)六十年代,麻省理工學(xué)院的Robert Gallager第一次提出了 LDPC碼,即低密度奇偶校驗(yàn)碼(Low Density Parity Check Codes)。但是由于當(dāng)時(shí)的計(jì)算能力有限,LDPC一直沒有引起人們的注意,直到1996年,人們才重新發(fā)現(xiàn)了 LDPC碼的優(yōu)異性能。這些年來,FPGA技術(shù)的進(jìn)步越來越快,并且FPGA具有功能性能強(qiáng)大,開發(fā)周期很短,可以重復(fù)進(jìn)行編程等特點(diǎn),已成為硬件設(shè)計(jì)中的首選器件之一。因此,本文采用FPGA來設(shè)計(jì)和實(shí)現(xiàn)一種可以合理的兼顧吞吐量、資源和復(fù)雜度的LDPC碼編譯碼器。本文將基于二進(jìn)制LDPC和非二進(jìn)制LDPC編譯碼器的FPGA設(shè)計(jì)和實(shí)現(xiàn)展開研究:首先,基于對(duì)現(xiàn)有的二進(jìn)制LDPC碼和非二進(jìn)制LDPC碼譯碼算法的研究和分析,確定了以硬件實(shí)現(xiàn)復(fù)雜度較低且性能損失較少的Min-Sum算法和EMS算法分別作為二進(jìn)制LDPC譯碼器和非二進(jìn)制LDPC譯碼器FPGA實(shí)現(xiàn)的譯碼算法并使用Matlab進(jìn)行誤碼率仿真。其次,本文確定了部分并行結(jié)構(gòu)作為本文譯碼器的實(shí)現(xiàn)結(jié)構(gòu),使用硬件描述語言Verilog以及VHDL進(jìn)行各模塊實(shí)現(xiàn)。另外,為了提高譯碼器的實(shí)用性,本文對(duì)譯碼器的結(jié)構(gòu)進(jìn)行了優(yōu)化使其可以靈活配置以支持不同碼率或者碼長(zhǎng)的LDPC碼譯碼;為了提高連續(xù)譯碼能力,程序增加了數(shù)據(jù)乒乓操作輸入數(shù)據(jù)存儲(chǔ)功能;為了提高吞吐率,譯碼器沒有固定譯碼迭代次數(shù),并且加入了可以設(shè)置的最大迭代次數(shù),如果在最大迭代次數(shù)內(nèi)完成譯碼,則迭代停止。最后,本文使用Modelsim 6.5C作為仿真工具對(duì)編譯碼器進(jìn)行功能仿真測(cè)試,并使用Xilinx ISE 14.6軟件對(duì)譯碼器進(jìn)行綜合及布局布線,目標(biāo)芯片為:Xilinx XC6VSX315T。對(duì)綜合結(jié)果進(jìn)行分析,本文實(shí)現(xiàn)的二進(jìn)制和非二進(jìn)制LDPC編譯碼器都具有較高的吞吐率并且復(fù)雜度較低,能夠合理的兼顧吞吐量、資源和復(fù)雜度。
[Abstract]:Since Shannon, the founder of information theory, put forward the idea of channel coding in his thesis, scholars have begun to devote themselves to the research of channel coding with low complexity, easy to implement and close to the limit of fragrance. In the 1960s, Robert Gallager of the Massachusetts Institute of Technology first proposed LDPC codes, which are called low Density Parity Check codes. However, due to the limited computing power at that time, the excellent performance of LDPC codes was not discovered until 1996. In recent years, the progress of FPGA technology is more and more rapid, and FPGA has the characteristics of powerful function, short development period, and can be repeated programming, which has become one of the first choice devices in hardware design. Therefore, FPGA is used to design and implement a LDPC codec which can reasonably balance throughput, resource and complexity. In this paper, the design and implementation of FPGA based on binary LDPC and non-binary LDPC decoders are studied. Firstly, based on the research and analysis of the existing decoding algorithms of binary LDPC codes and non-binary LDPC codes, The Min-Sum algorithm and the EMS algorithm, which have lower hardware complexity and less performance loss, are chosen as the decoding algorithms of binary LDPC decoder and non-binary LDPC decoder FPGA, respectively, and the BER simulation is carried out with Matlab. Secondly, this paper determines part of the parallel structure as the implementation structure of the decoder, using the hardware description language Verilog and VHDL to implement each module. In addition, in order to improve the practicability of the decoder, the structure of the decoder is optimized so that it can be configured flexibly to support the decoding of LDPC codes with different bit rates or code lengths, and to improve the ability of continuous decoding. The program adds data ping-pong operation input data storage function; in order to improve throughput, the decoder does not have fixed decoding iterations, and adds the maximum number of iterations that can be set, if the decoding is completed within the maximum number of iterations, Then the iteration stops. Finally, this paper uses Modelsim 6.5C as the simulation tool to carry on the function simulation test to the codec, and uses the Xilinx ISE 14.6 software to carry on the synthesis and the layout wiring to the decoder, the target chip is: Xilinx XC6VSX315T. The results show that both binary and non-binary LDPC encoders have high throughput and low complexity, and can reasonably take into account throughput, resource and complexity.
【學(xué)位授予單位】：西南交通大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2017
【分類號(hào)】：TN911.22;TN791

【參考文獻(xiàn)】

相關(guān)期刊論文 前3條

1 張用宇;吳東偉;左麗芬;劉冰;;低密度奇偶校驗(yàn)碼構(gòu)造及編譯碼研究進(jìn)展[J];電訊技術(shù);2012年08期

2 王鵬,王新梅;LDPC碼的快速編碼研究[J];西安電子科技大學(xué)學(xué)報(bào);2004年06期

3 李國(guó)華;循環(huán)碼在數(shù)字通信中的應(yīng)用[J];信息技術(shù);2003年07期

相關(guān)碩士學(xué)位論文 前4條

1 許元志;可配置LDPC碼編碼器的FPGA設(shè)計(jì)與實(shí)現(xiàn)[D];哈爾濱工程大學(xué);2012年

2 李博;基于EMS算法的多元LDPC碼譯碼器設(shè)計(jì)與FPGA實(shí)現(xiàn)[D];西安電子科技大學(xué);2010年

3 楊建平;IEEE802.16e標(biāo)準(zhǔn)LDPC譯碼器FPGA設(shè)計(jì)與實(shí)現(xiàn)[D];西南交通大學(xué);2010年

4 聶陽;LDPC碼編碼算法與實(shí)現(xiàn)[D];武漢郵電科學(xué)研究院;2009年

，

本文編號(hào)：1814050