本文選題：硬件木馬檢測(cè) + 邊信道分析��； 參考：《電子科技大學(xué)》2016年碩士論文

【摘要】：硬件木馬問(wèn)題已成為信息安全防護(hù)中必須考慮的重要問(wèn)題,隨著集成電路的迅速發(fā)展,芯片已經(jīng)應(yīng)用到人類生活的各個(gè)方面,因此,保證芯片的安全對(duì)國(guó)家的政治經(jīng)濟(jì)發(fā)展、國(guó)防建設(shè)和百姓的信息財(cái)產(chǎn)安全都至關(guān)重要。因此,開展基于邊信道分析的硬件木馬檢測(cè)技術(shù)意義重大。本文重點(diǎn)研究了不同工藝偏差下基于邊信道分析的硬件木馬檢測(cè)方法,并提出了可以降低工藝噪聲和數(shù)據(jù)冗余的功耗數(shù)據(jù)處理方法,這種方法可以有效提高木馬電路的信噪比,同時(shí)對(duì)提高木馬激活概率的方法展開了深入研究,用以輔助邊信道分析技術(shù)檢測(cè)。本文研究的主要內(nèi)容如下:1.模擬不同工藝偏差對(duì)電路的影響。研究了工藝偏差對(duì)電路功耗和延時(shí)的影響,通過(guò)修改工藝庫(kù)的高斯參數(shù),設(shè)置了三種工藝偏差,對(duì)應(yīng)的電流偏差(Current Variation,CV)分別為±2%,±5%和±7%,其中±5%是SMIC 130nm工藝庫(kù)提供的最大偏差。采用基于蒙特卡羅仿真的工藝偏差模擬方法對(duì)四種電路和對(duì)應(yīng)的木馬電路進(jìn)行平均瞬態(tài)電流分析,當(dāng)CV為±7%時(shí),可以檢測(cè)的最小木馬面積為2%;CV為±5%時(shí),可以檢測(cè)的最小木馬面積為1.5%;CV為±2%時(shí),可以檢測(cè)的最小木馬面積為0.8%,檢測(cè)效率很低,說(shuō)明了工藝偏差的存在對(duì)硬件木馬的檢測(cè)產(chǎn)生了極大的干擾。2.基于功耗分析的硬件木馬檢測(cè)的數(shù)據(jù)處理方法研究。建立了適用于信號(hào)特征提取的木馬檢測(cè)模型,重點(diǎn)研究了K-L變換和馬氏距離分析的數(shù)據(jù)降維降噪方法,兩種方法進(jìn)行結(jié)合可以有效提高木馬電路的信噪比。實(shí)驗(yàn)結(jié)果表明,與未處理的功耗數(shù)據(jù)相比,處理后的原始電路數(shù)據(jù)和木馬電路數(shù)據(jù)分離度明顯提高,當(dāng)CV為±7%時(shí)和±5%時(shí),可以檢測(cè)的最小木馬面積為0.6%;CV為±2%時(shí),可以檢測(cè)的最小木馬面積為0.34%。3.提高硬件木馬激活概率的方法研究。通過(guò)分析影響木馬激活概率的因素,在電路中插入一種可以提高木馬激活概率的結(jié)構(gòu),并改進(jìn)了該結(jié)構(gòu)的插入算法,減少了該結(jié)構(gòu)對(duì)電路面積的影響,最大面積優(yōu)化率達(dá)到44.8%。經(jīng)仿真和功耗分析證明,在電路面積增加不超過(guò)0.44%的前提下,該結(jié)構(gòu)可使電路所有節(jié)點(diǎn)的翻轉(zhuǎn)率提高到閾值(thP)以上,增大了木馬電路內(nèi)部節(jié)點(diǎn)的翻轉(zhuǎn)概率,增大了木馬電路被激活的概率,縮短了木馬電路的激活時(shí)間,使得木馬電路功耗對(duì)電路總功耗的貢獻(xiàn)率平均提高了0.39%,從而有效輔助基于邊信道分析的硬件木馬檢測(cè)技術(shù)研究。
[Abstract]:Hardware Trojan has become an important problem in information security protection. With the rapid development of integrated circuits, chips have been applied to all aspects of human life. Therefore, to ensure the security of chips is of great importance to the political and economic development of our country.National defense construction and people's information property security are very important.Therefore, it is of great significance to develop hardware Trojan detection technology based on side channel analysis.This paper focuses on the hardware Trojan detection method based on side channel analysis under different process deviations, and puts forward a power consumption data processing method which can reduce process noise and data redundancy. This method can effectively improve the signal-to-noise ratio of Trojan circuit.At the same time, the methods to improve the activation probability of Trojan horse are studied in depth to assist edge channel analysis technology detection.The main contents of this paper are as follows: 1.The influence of different process deviation on the circuit is simulated.The effect of process deviation on circuit power consumption and delay is studied. By modifying Gao Si parameters of process library, three kinds of process deviations are set up. The corresponding current deviation is 鹵2, 鹵5% and 鹵7 respectively, and 鹵5% is the maximum deviation provided by SMIC 130nm process library.The method of process deviation simulation based on Monte Carlo simulation is used to analyze the average transient current of four circuits and corresponding Trojan circuits. When CV is 鹵7, the minimum Trojan horse area can be detected when the CV is 鹵5.When the minimum Trojan horse area can be detected is 1.5 and CV is 鹵2, the minimum Trojan horse area can be detected is 0.8 and the detection efficiency is very low, which shows that the existence of process deviation has great interference on the detection of hardware Trojan horse.Research on data processing method of hardware Trojan Horse Detection based on Power Analysis.A Trojan horse detection model suitable for signal feature extraction is established. The data dimension reduction and noise reduction method based on K-L transform and Markov distance analysis are studied. The combination of the two methods can effectively improve the signal-to-noise ratio of Trojan horse circuit.The experimental results show that compared with unprocessed power consumption data, the separation degree of original circuit data and Trojan circuit data after processing is obviously improved. When CV is 鹵7 and 鹵5, the minimum Trojan horse area can be detected when the CV is 鹵2.The minimum area of the Trojan that can be detected is 0. 34 and 3. 3.Research on the method of improving the activation probability of hardware Trojan horse.By analyzing the factors that affect the activation probability of Trojan horse, a structure that can increase the activation probability of Trojan horse is inserted into the circuit, and the insertion algorithm of the structure is improved, which reduces the influence of the structure on the circuit area, and the maximum area optimization rate reaches 44.8%.The simulation and power analysis show that under the premise of increasing the circuit area by less than 0.44%, the structure can increase the turnover rate of all nodes of the circuit to the threshold value and increase the turnover probability of the inner nodes of the Trojan circuit.It increases the probability of Trojan circuit to be activated, shortens the activation time of Trojan horse circuit, and increases the contribution rate of Trojan circuit power consumption to the total power consumption of circuit by an average of 0.39, thus effectively assisting the research of hardware Trojan horse detection technology based on edge channel analysis.
【學(xué)位授予單位】：電子科技大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2016
【分類號(hào)】：TP309

【參考文獻(xiàn)】

相關(guān)期刊論文 前6條

1 趙志勛;倪林;李少青;;硬件木馬電路功耗的檢測(cè)方法[J];北京郵電大學(xué)學(xué)報(bào);2015年04期

2 李雄偉;王曉晗;張陽(yáng);徐徐;;基于多旁路綜合分析的硬件木馬檢測(cè)方法[J];計(jì)算機(jī)仿真;2015年03期

3 謝方方;李雄偉;陳開顏;張陽(yáng);李艷;;基于工藝參數(shù)擾動(dòng)特性的硬件木馬隱蔽性研究[J];計(jì)算機(jī)測(cè)量與控制;2014年11期

4 趙毅強(qiáng);馮紫竹;史亞峰;劉長(zhǎng)龍;;一種基于縮短激活時(shí)間的硬件木馬檢測(cè)方法[J];華中科技大學(xué)學(xué)報(bào)(自然科學(xué)版);2014年06期

5 張鵬;王新成;周慶;;基于投影尋蹤分析的芯片硬件木馬檢測(cè)[J];通信學(xué)報(bào);2013年04期

6 李正欣;郭建勝;惠曉濱;宋飛飛;;基于共同主成分的多元時(shí)間序列降維方法[J];控制與決策;2013年04期

相關(guān)博士學(xué)位論文 前3條

1 高洪博;指令誘發(fā)型硬件木馬檢測(cè)技術(shù)研究[D];解放軍信息工程大學(xué);2013年

2 蔣勝利;高維數(shù)據(jù)的特征選擇與特征提取研究[D];西安電子科技大學(xué);2011年

3 張?zhí)镪?數(shù)據(jù)降維算法研究及其應(yīng)用[D];上海交通大學(xué);2008年

相關(guān)碩士學(xué)位論文 前4條

1 李振;數(shù)字類型的硬件木馬設(shè)計(jì)實(shí)現(xiàn)與分析[D];電子科技大學(xué);2014年

2 房磊;基于門級(jí)網(wǎng)表的硬件木馬檢測(cè)技術(shù)研究[D];電子科技大學(xué);2014年

3 馮紫竹;基于側(cè)信道分析的硬件木馬檢測(cè)平臺(tái)設(shè)計(jì)[D];天津大學(xué);2014年

4 余良;數(shù)字IC中硬件木馬的特性與檢測(cè)技術(shù)研究[D];華中科技大學(xué);2012年

，

本文編號(hào)：1753766