規(guī)則LDPC碼在GPU上的加速譯碼
發(fā)布時間:2019-05-17 18:58
【摘要】:針對圖形處理器高速并行的特點和規(guī)則低密度奇偶校驗碼譯碼過程中的可并行部分,提出了使用圖形處理器來加速規(guī)則低密度奇偶校驗碼譯碼的方法.該方法在圖形處理器上采用以節(jié)點的邊并行代替節(jié)點并行進行譯碼,提高了線程利用率;同時,在譯碼過程中采用圖形處理器高速的片上內(nèi)存——共享內(nèi)存和寄存器來存儲數(shù)據(jù),使數(shù)據(jù)存儲減少對全局內(nèi)存的依賴,縮短數(shù)據(jù)訪問時間.仿真結(jié)果顯示,使用邊并行和片上內(nèi)存,譯碼速度約是圖形處理器不使用文中優(yōu)化方法的低密度奇偶校驗碼譯碼程序的5.32~10.41倍.
[Abstract]:According to the characteristics of high speed parallelism of graphics processor and the parallel part of the decoding process of regular low density parity check code, a method of using graphics processor to accelerate the decoding of regular low density parity check code is proposed. In this method, the edge parallel of the node is used instead of the node parallel decoding on the graphics processor, which improves the thread utilization. At the same time, in the decoding process, the graphics processor high-speed on-chip memory-shared memory and register are used to store the data, so that the data storage can reduce the dependence on global memory and shorten the data access time. The simulation results show that the decoding speed is about 5.32 鈮,
本文編號:2479333
[Abstract]:According to the characteristics of high speed parallelism of graphics processor and the parallel part of the decoding process of regular low density parity check code, a method of using graphics processor to accelerate the decoding of regular low density parity check code is proposed. In this method, the edge parallel of the node is used instead of the node parallel decoding on the graphics processor, which improves the thread utilization. At the same time, in the decoding process, the graphics processor high-speed on-chip memory-shared memory and register are used to store the data, so that the data storage can reduce the dependence on global memory and shorten the data access time. The simulation results show that the decoding speed is about 5.32 鈮,
本文編號:2479333
本文鏈接:http://sikaile.net/kejilunwen/xinxigongchenglunwen/2479333.html
最近更新
教材專著