相控陣天線內(nèi)部通信的CAN控制器IP核設(shè)計
發(fā)布時間:2018-05-12 05:50
本文選題:波控系統(tǒng) + CAN控制器; 參考:《強激光與粒子束》2017年09期
【摘要】:為實現(xiàn)相控陣天線波控系統(tǒng)小型化、芯片化的目的,設(shè)計了一種基于Avalon總線的CAN控制器IP核。參照CAN2.0B協(xié)議規(guī)范,給出了CAN控制器IP核的功能結(jié)構(gòu),利用Verilog硬件描述語言完成了控制器接口邏輯、位流處理器、位時序邏輯等模塊設(shè)計,并進行了設(shè)備驅(qū)動及應(yīng)用軟件開發(fā)。將設(shè)計的CAN控制器IP核、Nios II微處理器、多個單元相位控制器IP核等集成到FPGA中構(gòu)成子陣級波束控制的SoPC系統(tǒng)。最后對CAN總線的通信性能進行了實驗測試。結(jié)果表明:設(shè)計的CAN控制器IP核能夠在實際CAN網(wǎng)絡(luò)中穩(wěn)定可靠地收發(fā)數(shù)據(jù);谶@種方式構(gòu)建的系統(tǒng),擴展方便、可移植性高、具有較強的適應(yīng)性,也可用于高密度、緊湊型工業(yè)控制領(lǐng)域。
[Abstract]:In order to realize the miniaturization and chip of phased array antenna wave control system, a CAN controller IP core based on Avalon bus is designed. According to the CAN2.0B protocol specification, the function structure of IP core of CAN controller is given. The controller interface logic, bit stream processor, bit timing logic and other modules are designed by using Verilog hardware description language, and the device driver and application software are developed. The designed CAN controller IP core nios II microprocessor and several cell phase controllers IP cores are integrated into FPGA to form a sub-array beam control SoPC system. Finally, the communication performance of CAN bus is tested experimentally. The results show that the IP core of the designed CAN controller can send and receive data stably and reliably in the real CAN network. The system based on this method has the advantages of convenient expansion, high portability, strong adaptability, and can also be used in the field of high-density, compact industrial control.
【作者單位】: 西南交通大學(xué)物理科學(xué)與技術(shù)學(xué)院;
【基金】:國家高技術(shù)發(fā)展計劃項目
【分類號】:TN821.8
【相似文獻】
中國期刊全文數(shù)據(jù)庫 前3條
1 唐平;鄭建宏;;基于AHB總線的DMA控制器的實現(xiàn)與應(yīng)用[J];數(shù)字通信;2010年01期
2 潘桂忠,丁逸,紀蘭花;彩電遙控微控制器[J];微電子學(xué);1997年06期
3 張曉平,王劍;基于嵌入式系統(tǒng)的雷達控制器[J];現(xiàn)代雷達;2004年04期
中國碩士學(xué)位論文全文數(shù)據(jù)庫 前5條
1 侯U,
本文編號:1877379
本文鏈接:http://sikaile.net/kejilunwen/xinxigongchenglunwen/1877379.html
最近更新
教材專著