天堂国产午夜亚洲专区-少妇人妻综合久久蜜臀-国产成人户外露出视频在线-国产91传媒一区二区三区

當前位置:主頁 > 科技論文 > 計算機論文 >

DSP中指令Cache的研究與設(shè)計

發(fā)布時間:2018-06-26 03:27

  本文選題:DSP + 指令Cache; 參考:《江南大學(xué)》2012年碩士論文


【摘要】:高速緩沖存儲器(Cache)有效彌補了處理器與主存儲器之間的速度差距,加快了處理器對存儲器的讀寫速度,提高了DSP(Digital Signal Processor)系統(tǒng)性能。但是Cache因其面積大、速度快、訪問頻繁,被視為處理器芯片功耗的主要來源。如何設(shè)計一個高性能低功耗的Cache,對于DSP處理器整體性能有著重要的意義,已經(jīng)成為了一個熱點問題。 本文設(shè)計了一種指令Cache:通過添加一個具有重裝功能的Line Buffer,有效減少了CPU對Cache的訪問次數(shù),從而降低了指令Cache的相關(guān)功耗。并且在Cache發(fā)生缺失時,重裝控制單元能在6個時鐘周期內(nèi)將片外存儲單元中的指令送到CPU取指單元,有效提高了指令Cache的性能。對于指令Cache的設(shè)計主要包括基本參數(shù)的設(shè)計,指令Cache體系結(jié)構(gòu)的設(shè)計,各個功能模塊的設(shè)計,以及Line Buffer的設(shè)計。其中,在對指令Cache設(shè)計時,需要根據(jù)DSP處理器的具體特征合理規(guī)劃好工作流程,減少指令Cache命中時間。 整個指令Cache的設(shè)計采用自頂向下的設(shè)計流程,以硬件描述語言VHDL作為輸入工具進行指令Cache的設(shè)計。使用Mentor公司的Modelsim對設(shè)計進行功能仿真,以SYNOPSYS公司的綜合工具Design Compiler對指令Cache部分進行邏輯綜合。綜合和仿真結(jié)果表明:整個指令Cache的設(shè)計實現(xiàn)了所有預(yù)期功能,滿足了路徑延時的要求,在最壞情況下最長路徑延時為1.66ns。通過運行3種基準測試程序得出:Line Buffer可以使CPU對指令Cache訪問頻率減少35%,有效降低了指令Cache的功耗。目前該設(shè)計已成功應(yīng)用于32位的高端DSP中,并使其整體功耗位于0.5mW/MIPS以內(nèi)。
[Abstract]:Cache can effectively bridge the speed gap between the processor and the main memory, accelerate the speed of the processor to read and write the memory, and improve the performance of the DSP (Digital signal processor) system. However, cache is regarded as the main source of power consumption because of its large area, high speed and frequent access. How to design a high performance and low power Cacheis of great significance for the overall performance of DSP processors has become a hot issue. This paper designs an instruction Cache. by adding a reload line buffer, the number of CPU access to Cache is reduced effectively, and the related power consumption of instruction cache is reduced. When cache is missing, the reload control unit can send the instructions from the off-chip memory unit to the CPU in six clock cycles, which improves the performance of the instruction cache effectively. The design of instruction cache mainly includes the design of basic parameters, the architecture of instruction cache, the design of each function module, and the design of Line buffer. In the design of instruction cache, it is necessary to reasonably plan the workflow according to the specific characteristics of DSP processor and reduce the hit time of instruction cache. The whole instruction cache design adopts the top-down design flow, and uses the hardware description language VHDL as the input tool to design the instruction cache. The function of the design is simulated by Modelsim of Mentor Company, and the instruction Cache part is logically synthesized by Design Compiler, a Synthetical tool of SYNOPSYS. The results of synthesis and simulation show that the design of the instruction cache achieves all the expected functions and meets the requirement of path delay. In the worst case, the longest path delay is 1.66 ns. By running three kinds of benchmark programs, it is concluded that: line buffer can reduce the frequency of CPU access to instruction Cache by 35 times, and effectively reduce the power consumption of instruction cache. At present, the design has been successfully applied to 32 bit high end DSP, and the overall power consumption is within 0.5 MW / MIPS.
【學(xué)位授予單位】:江南大學(xué)
【學(xué)位級別】:碩士
【學(xué)位授予年份】:2012
【分類號】:TP368.1

【參考文獻】

相關(guān)期刊論文 前2條

1 王恒娜;訪問局部性原理在Cache系統(tǒng)優(yōu)化及設(shè)計中的應(yīng)用[J];安徽師范大學(xué)學(xué)報(自然科學(xué)版);2004年04期

2 鄭偉,姚慶棟,張明,劉鵬,張子男,周莉,李東曉;一種低功耗Cache設(shè)計技術(shù)的研究[J];電路與系統(tǒng)學(xué)報;2004年05期

相關(guān)碩士學(xué)位論文 前4條

1 江喜平;龍騰C2處理器Cache單元的設(shè)計[D];西北工業(yè)大學(xué);2006年

2 王琪;嵌入式處理器中高速緩存的研究與設(shè)計[D];西安電子科技大學(xué);2009年

3 姜難難;嵌入式處理器中Cache的研究與設(shè)計[D];哈爾濱工業(yè)大學(xué);2009年

4 楊喚榮;YHFT-DX一級Cache控制器的設(shè)計優(yōu)化與系統(tǒng)級驗證方法研究[D];國防科學(xué)技術(shù)大學(xué);2010年

,

本文編號:2068867

資料下載
論文發(fā)表

本文鏈接:http://sikaile.net/kejilunwen/jisuanjikexuelunwen/2068867.html


Copyright(c)文論論文網(wǎng)All Rights Reserved | 網(wǎng)站地圖 |

版權(quán)申明:資料由用戶f7f2e***提供,本站僅收錄摘要或目錄,作者需要刪除請E-mail郵箱bigeng88@qq.com