本文選題：星載測控設備 + 背板總線�。� 參考：《西安電子科技大學》2013年碩士論文

【摘要】：隨著衛(wèi)星電子系統(tǒng)的升級，綜合模塊化系統(tǒng)已經(jīng)成為衛(wèi)星電子系統(tǒng)的發(fā)展趨勢，為了實現(xiàn)星載電子系統(tǒng)中測控設備內(nèi)部各模塊間高效率、高可靠的通信，本論文開發(fā)了一種用于衛(wèi)星測控設備內(nèi)部的背板總線，該總線不僅具有高可靠性的數(shù)據(jù)傳輸功能，而且將數(shù)據(jù)采集與指令分發(fā)功能集成于總線的遠程終端中，該測控背板總線的開發(fā)將為衛(wèi)星測控設備提供一種嶄新的系統(tǒng)解決方案。 本論文首先在對多種總線調研的基礎上，結合星載測控設備的實際工程需求，提出了一種新型星載測控設備背板總線的設計方案，并詳細介紹了該背板總線的總線形式、觸發(fā)方式與拓撲結構等；緊接著在對集成電路開發(fā)流程調研的基礎上，，完成了背板總線遠程測控終端中總線接口與測控專用集成電路的開發(fā)，并描述了總線接口與測控專用集成電路的FPGA原型開發(fā)過程，詳細介紹了每個功能模塊的設計；然后設計了總線接口與測控專用集成電路的芯片測試平臺，完成對專用集成電路的功能測試；在文章的最后，對本論文所做工作進行總結，并針對本設計不足之處提出改進目標。 測試與實驗結果表明：總線接口與測控專用集成電路功能正常，性能基本滿足設計需求；星載電子設備背板總線通信功能正常，測得總線上信號波形理想，驗證了背板總線的可行性。
[Abstract]:With the upgrading of satellite electronic system, integrated modularization system has become the development trend of satellite electronic system. In order to realize the high efficiency and high reliability communication between the modules of the measurement and control equipment in the spaceborne electronic system, In this paper, a backplane bus is developed for satellite measurement and control equipment. The bus not only has the function of high reliability data transmission, but also integrates the functions of data acquisition and instruction distribution into the remote terminal of the bus. The development of the backplane bus will provide a new system solution for satellite TT & C equipment. Based on the investigation of various kinds of buses and the actual engineering requirements of spaceborne measurement and control equipment, a new design scheme of backplane bus for spaceborne measurement and control equipment is put forward in this paper, and the bus form of the backplane bus is introduced in detail. On the basis of the investigation of the integrated circuit development process, the development of the bus interface and the measurement and control special integrated circuit in the remote measurement and control terminal based on the backplane bus is completed. The FPGA prototype development process of bus interface and measurement and control ASIC is described, and the design of each functional module is introduced in detail, and then the chip test platform of bus interface and measurement and control ASIC is designed. At the end of the paper, the paper summarizes the work done in this paper, and puts forward the improvement goal in view of the shortcomings of the design. The test and experimental results show that the function of bus interface and measurement and control ASIC is normal, the performance basically meets the design requirements, the communication function of backplane bus of spaceborne electronic equipment is normal, and the signal waveform measured on the bus is ideal. The feasibility of backplane bus is verified.
【學位授予單位】：西安電子科技大學
【學位級別】：碩士
【學位授予年份】：2013
【分類號】：TP336

【參考文獻】

相關期刊論文 前10條

1 周強;熊華鋼;;新一代民機航空電子互連技術發(fā)展[J];電光與控制;2009年04期

2 于云華,石寅;數(shù)字集成電路故障測試策略和技術的研究進展[J];電路與系統(tǒng)學報;2004年03期

3 王敬美;楊春玲;;基于FPGA和UART的數(shù)據(jù)采集器設計[J];電子器件;2009年02期

4 程耀瑜,胡潬;高速12位模數(shù)轉換器AD7892及其在圖像采集中的應用[J];國外電子元器件;2000年09期

5 張智杰;AD574在數(shù)據(jù)采集中的應用[J];國外電子元器件;2003年06期

6 徐文輝;ARINC659總線簡介[J];航空電子技術;1999年02期

7 張喜民;魏婷;;ARINC 659背板數(shù)據(jù)總線應用研究[J];航空計算技術;2011年05期

8 王九龍;;衛(wèi)星綜合電子系統(tǒng)現(xiàn)狀和發(fā)展建議[J];航天器工程;2007年05期

9 曾毅;崔波;汪洋海;;伽利略導航試驗衛(wèi)星電子系統(tǒng)設計概述[J];航天器工程;2009年01期

10 蔣艷紅;;基于FPGA的UART設計與應用[J];計算機工程;2008年21期

相關碩士學位論文 前1條

1 戴艦威;應用于1553B總線協(xié)議的控制器IP核的設計研究[D];西安電子科技大學;2008年

本文編號：1838788