本文選題：導航抗干擾　切入點：空時二維處理　出處：《南京理工大學》2017年碩士論文　論文類型：學位論文

【摘要】：全球衛(wèi)星導航系統(tǒng)(GPS)衛(wèi)星距離地面較遠,地面接收機收到的功率較小,極易受壓制式干擾而無法正常工作,本文以某四陣元GPS導航抗壓制式干擾接收機課題為背景,開展了空時聯(lián)合自適應抗干擾快速實現(xiàn)算法設(shè)計與硬件實現(xiàn)工作。首先,本文針對四陣元方陣天線,根據(jù)陣列接收信號模型,完成了 GPS衛(wèi)星信號和壓制式干擾的建模;針對GPS衛(wèi)星信號來向未知場景,本文在傳統(tǒng)功率倒置算法基礎(chǔ)上,設(shè)計了一種空時二維抗干擾快速實現(xiàn)算法,算法運算量減小為改進前的三分之一;分析了算法的抗干擾性能,評估了時延抽頭數(shù)、采樣快拍數(shù)和干擾來向?qū)λ惴ㄐ阅艿挠绊�。其�?開展了中頻抗干擾接收機硬件設(shè)計與算法軟件實現(xiàn)工作。完成了基于FPGA+DSP架構(gòu)的中頻抗干擾接收機原理圖設(shè)計、PCB設(shè)計和硬件電路調(diào)試,根據(jù)抗干擾算法架構(gòu),完成了 FPGA和DSP信號處理任務分工,其中FPGA主要完成四通道數(shù)字下變頻、協(xié)方差矩陣估算和波束形成處理,DSP主要完成基于功率倒置快速算法的權(quán)重計算,本文通過對FPGA軟件設(shè)計進行優(yōu)化,提高了片內(nèi)資源的復用率,通過對FPGA程序的時序優(yōu)化,提高了軟件的穩(wěn)定性,通過對DSP權(quán)重計算的匯編優(yōu)化,提高了算法的實時性。當空時聯(lián)合抗干擾算法采用四個陣元與四個時延抽頭進行權(quán)重計算時,權(quán)重更新時間低于0.85ms。最后,本文在室內(nèi)GPS中頻干擾模擬器上完成了中頻抗干擾模塊干擾抑制性能測試,在外場干擾環(huán)境下完成了四陣元GPS導航抗壓制式干擾接收機的搜星效果測試,驗證了算法的最大干擾抑制性能。
[Abstract]:Global navigation satellite system (GPS) satellite ground distance is far, the smaller power ground receivers, vulnerable to jamming and can not work normally, based on a four element GPS navigation anti jamming receiver subject as background, the space-time adaptive anti interference algorithm to achieve rapid design and hardware implementation of the work first, according to the four element array antenna, according to the array signal model, completed the GPS satellite signal and suppress jamming for modeling; GPS satellite signal to the unknown scene, based on the traditional power inversion algorithm, designed an anti-jamming space-time fast algorithm, the computational algorithm is reduced in order to improve the anti-jamming performance before 1/3; algorithm analysis, evaluation of the delay tap number, sampling snapshots and interference to affect the performance of the algorithm. Secondly, if carried out anti dry Disturbance receiver hardware design and algorithm software. If completed based on FPGA+DSP anti-jamming receiver principle diagram design, PCB design and debugging of the hardware circuit, according to the anti-jamming algorithm architecture, the completion of the FPGA and DSP signal processing tasks, the main FPGA complete four channel digital down conversion, covariance matrix estimation and beamforming DSP mainly completes the calculation of weight, power inversion based on rapid algorithm, based on FPGA software to optimize the design, improve the reuse rate of on-chip resources, through the timing optimization of the FPGA program, to improve the stability of the software, through the assembly optimization calculation of the weight of DSP, improved the real-time performance of the algorithm in the sky. Anti jamming algorithm using four antennas and four delay tap weight calculation, the weight update time is less than 0.85ms., the indoor GPS interference The interference suppression performance test of the intermediate frequency anti-jamming module has been completed on the simulator. Under the external field interference environment, we have completed the search effect test of the four element GPS navigation anti jamming jamming receiver, and verified the maximum interference suppression performance of the algorithm.

【學位授予單位】：南京理工大學
【學位級別】：碩士
【學位授予年份】：2017
【分類號】：P228.4

【參考文獻】

相關(guān)期刊論文 前10條

1 江城;王曉宇;;一種改進的功率倒置衛(wèi)星導航抗干擾方法[J];現(xiàn)代導航;2016年04期

2 蘭詩梅;;全球衛(wèi)星導航系統(tǒng)中抗干擾技術(shù)綜述[J];電腦與電信;2016年07期

3 陳金令;康博;沈家瑞;陳鬧;;北斗衛(wèi)星導航空時抗干擾技術(shù)研究[J];艦船電子工程;2015年08期

4 董李梅;;基于空時聯(lián)合抗干擾算法的復矩陣求逆[J];電訊技術(shù);2015年07期

5 劉宏華;陳巧霞;廖有幸;;GNSS抗干擾技術(shù)的現(xiàn)狀與發(fā)展[J];艦船電子對抗;2014年06期

6 武成鋒;彭元;何子君;付晶晶;;衛(wèi)星導航干擾與抗干擾技術(shù)綜述[J];導航定位與授時;2014年02期

7 寧津生;姚宜斌;張小紅;;全球?qū)Ш叫l(wèi)星系統(tǒng)發(fā)展綜述[J];導航定位學報;2013年01期

8 黃國勝;易爭榮;帥濤;朱振才;;多點約束空時抗干擾算法的研究[J];通信學報;2012年06期

9 李瑞;李曉明;董曄;;STAP中的協(xié)方差矩陣求逆快速算法研究[J];計算機仿真;2011年02期

10 劉海波;吳德偉;董成喜;盧艷娥;;GPS抗干擾技術(shù)發(fā)展趨勢[J];火力與指揮控制;2011年01期

，

本文編號：1648078