本文選題：布局 + 三維集成電路��； 參考：《國防科學(xué)技術(shù)大學(xué)》2015年碩士論文

【摘要】：隨著集成電路技術(shù)不斷發(fā)展,互連問題成為影響芯片性能的瓶頸。三維集成電路技術(shù)提供給設(shè)計者一種全新的設(shè)計方式,能夠有效地縮短互連線長、降低時序延遲、改善芯片性能,目前已成集成電路發(fā)展的新方向。在三維芯片設(shè)計過程中,布局是物理設(shè)計中重要的環(huán)節(jié),但是目前國際范圍內(nèi)還缺乏有效支持三維芯片設(shè)計的EDA工具,因此研究突破三維芯片布局技術(shù)對提高芯片的性能具有重要意義。與傳統(tǒng)二維芯片相比,三維芯片具有特殊的三維結(jié)構(gòu),因此三維芯片設(shè)計不能簡單地照搬二維芯片的設(shè)計技術(shù),其布局問題需要研究開發(fā)新的三維布局算法。本文結(jié)合國內(nèi)外布局算法研究動態(tài),選取三維芯片布局技術(shù)作為研究方向。首先對國際物理設(shè)計會議提供的二維benchmark進(jìn)行研究,并且設(shè)計實(shí)現(xiàn)基于折疊的三維轉(zhuǎn)換方法,將二維benchmark轉(zhuǎn)換為三維benchmark,將其作為三維布局算法研究的基礎(chǔ)。然后設(shè)計實(shí)現(xiàn)一個基于劃分的三維布局器,完成三維芯片上的布局,并對布局結(jié)果的互連線長進(jìn)行性能評估。結(jié)果表明:第一,相對于“Krafwerk”二維布局算法,基于劃分的三維布局器HPWL平均減少35.02%。第二,相對于基于折疊的三維布局器,基于劃分的三維布局器HPWL平均減少26.60%,運(yùn)行時間平均減少26.81%。基于劃分的三維布局器的實(shí)現(xiàn)將會為我國自主研發(fā)三維芯片提供相應(yīng)的理論和技術(shù)支持。
[Abstract]:With the development of integrated circuit technology, interconnection becomes the bottleneck of chip performance. Three-dimensional integrated circuit technology provides designers with a new design method, which can effectively shorten the interconnection line length, reduce timing delay, improve chip performance, has become a new direction of integrated circuit development. In the process of 3D chip design, layout is an important part of physical design, but there is still a lack of EDA tools to support 3D chip design in the international scope. Therefore, it is important to research and break through the three-dimensional chip layout technology to improve the chip performance. Compared with traditional 2D chips, 3D chips have special 3D structure, so 3D chip design can not simply copy the design technology of 2D chips. The layout problem of 3D chips needs to be studied and developed. In this paper, three-dimensional chip layout technology is selected as the research direction, combined with the research trends of layout algorithms at home and abroad. Firstly, the 2D benchmark provided by the International physical Design Conference is studied, and the folding based 3D conversion method is designed and implemented. The 2D benchmark is converted to 3D benchmark, which is the basis of the research on 3D layout algorithm. Then we design and implement a 3D layout device based on partition to complete the layout of 3D chip and evaluate the performance of the interconnect length of the layout result. The results show that: first, compared with the "Krafwerk" two-dimensional layout algorithm, the average reduction of HPWL based on partition is 35.02. Second, compared with the folding based 3D layouts, the partition based 3D layouts reduce the average HPWL by 26.60 and the average running time by 26.81. The realization of 3D layout based on partition will provide corresponding theoretical and technical support for our own research and development of 3D chips.
【學(xué)位授予單位】：國防科學(xué)技術(shù)大學(xué)
【學(xué)位級別】：碩士
【學(xué)位授予年份】：2015
【分類號】：TN402

【參考文獻(xiàn)】

相關(guān)期刊論文 前2條

1 夏艷;;3D集成的發(fā)展現(xiàn)狀與趨勢[J];中國集成電路;2011年07期

2 何金奇;三維(3-D)封裝技術(shù)[J];微電子技術(shù);2001年04期

相關(guān)碩士學(xué)位論文 前1條

1 鄒毅文;三維芯片TSV敏感的電路劃分和溫度敏感的布圖規(guī)劃研究[D];合肥工業(yè)大學(xué);2012年

，

本文編號：2107412