本文選題：FPGA + 高層次綜合　； 參考：《北京理工大學(xué)》2015年碩士論文

【摘要】：本文的主要研究?jī)?nèi)容是FPGA（Field Programmable Gate Array）的高級(jí)開發(fā)技術(shù)具體研究?jī)?nèi)容包括三種主流的高級(jí)開發(fā)技術(shù)：高層次綜合技術(shù)DSP系統(tǒng)生成技術(shù)和模塊化IP集成和封裝技術(shù)詳細(xì)介紹了上述三種高級(jí)開發(fā)技術(shù)的應(yīng)用流程并結(jié)合實(shí)際的應(yīng)用例子與傳統(tǒng)的FPGA開發(fā)方式進(jìn)行深入對(duì)比 FPGA技術(shù)經(jīng)過(guò)近年來(lái)的發(fā)展已經(jīng)成為數(shù)字處理系統(tǒng)中的主流技術(shù)之一但是傳統(tǒng)RTL級(jí)的硬件描述語(yǔ)言具有開發(fā)周期長(zhǎng)多人協(xié)作困難等問(wèn)題，阻礙了FPGA的進(jìn)一步推廣應(yīng)用為了解決上述問(wèn)題，目前不論是FPGA廠商還是第三方工具廠商，都致力于推出各種高級(jí)開發(fā)技術(shù)和高級(jí)開發(fā)工具本文的主要目的就是分析和評(píng)估這些工具內(nèi)在原理應(yīng)用方式和實(shí)用效果，為復(fù)雜系統(tǒng)中的FPGA快速開發(fā)解決工具選擇的問(wèn)題 本文在深入調(diào)研和分析的基礎(chǔ)上，將模塊化IP集成技術(shù)和DSP數(shù)字系統(tǒng)生成技術(shù)等高級(jí)開發(fā)技術(shù)應(yīng)用于一種多通道實(shí)時(shí)陣列信號(hào)處理系統(tǒng)文中詳細(xì)介紹了系統(tǒng)的組成相應(yīng)FPGA固件的開發(fā)方法以及調(diào)試和驗(yàn)證結(jié)果系統(tǒng)各項(xiàng)性能指標(biāo)良好工作穩(wěn)定可靠，，體現(xiàn)了所用開發(fā)手段的可行性和有效性
[Abstract]:The main research content of this paper is advanced development technology of FPGA(Field Programmable Gate Array. the specific research contents include three main advanced development technologies: high level synthesis technology DSP system generation technology and modular IP integration and encapsulation technology. This paper introduces the application flow of the three advanced development technologies mentioned above and compares them with the traditional FPGA development method with practical application examples. With the development of FPGA technology in recent years, it has become one of the mainstream technologies in digital processing systems. However, the traditional hardware description language at RTL level has many problems, such as long development cycle and difficulty in multi-person cooperation. In order to solve the above problems, whether FPGA manufacturers or third-party tool manufacturers, The main purpose of this paper is to analyze and evaluate the internal principle, application mode and practical effect of these tools, and to solve the problem of tool selection for FPGA rapid development in complex systems On the basis of in-depth investigation and analysis, Advanced development techniques such as modular IP integration technology and DSP digital system generation technology are applied to a multi-channel real-time array signal processing system. The development method and debugging of the corresponding FPGA firmware are introduced in detail in this paper. And verify the results of the system performance indicators are good, stable and reliable, It reflects the feasibility and effectiveness of the development means used.
【學(xué)位授予單位】：北京理工大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2015
【分類號(hào)】：TN791

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 陳斌;杜仲;周世君;汪浩洋;;一種基于FPGA的數(shù)字下變頻算法設(shè)計(jì)[J];電視技術(shù);2011年13期

2 周俊峰,陳濤;基于FPGA的直接數(shù)字頻率合成器的設(shè)計(jì)和實(shí)現(xiàn)[J];電子技術(shù)應(yīng)用;2002年12期

3 王茹琪,張愛(ài)國(guó),張興敢,肖文書;雷達(dá)接收機(jī)多通道高速數(shù)據(jù)采集系統(tǒng)[J];電子技術(shù)應(yīng)用;2005年07期

4 趙遠(yuǎn)鴻;宋學(xué)瑞;;基于FPGA的數(shù)字下變頻設(shè)計(jì)與實(shí)現(xiàn)[J];電子技術(shù)應(yīng)用;2009年02期

5 吳瓊之;蔡春霞;丁一辰;廖春蘭;;5Gsps高速數(shù)據(jù)采集系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)[J];電子設(shè)計(jì)工程;2012年01期

6 張德民;李明;李楊;邱智慧;;基于SRIO的FPGA間數(shù)據(jù)交互系統(tǒng)設(shè)計(jì)與應(yīng)用[J];重慶郵電大學(xué)學(xué)報(bào)(自然科學(xué)版);2013年06期

7 范秋香;吳瓊之;孫寧霄;金兆健;;AXI標(biāo)準(zhǔn)協(xié)議在微型機(jī)載采集設(shè)備中的應(yīng)用[J];電子設(shè)計(jì)工程;2014年03期

8 James Hrica;;利用賽靈思Vivado HLS實(shí)現(xiàn)浮點(diǎn)設(shè)計(jì)[J];今日電子;2013年01期

9 張薇;呂宏程;邱傳飛;程慧華;周全志;;基于FPGA的DBF設(shè)計(jì)與實(shí)現(xiàn)[J];火力與指揮控制;2011年06期

10 周婉婷;;高層次綜合的算子調(diào)度與寄存器分配[J];中國(guó)集成電路;2007年11期

本文編號(hào)：1858560