本文關(guān)鍵詞： 演化硬件 笛卡爾遺傳規(guī)劃 進化算法 在線進化設(shè)計　出處：《河北師范大學(xué)》2017年碩士論文　論文類型：學(xué)位論文

【摘要】：隨著社會的發(fā)展與科技的進步,電子系統(tǒng)不斷趨于微型化、智能化,規(guī)模和復(fù)雜程度不斷增加,與此同時,電子系統(tǒng)的可靠性也已經(jīng)成為其發(fā)展過程中的巨大挑戰(zhàn),演化硬件的出現(xiàn)為處理這一問題提供了解決方案。演化硬件是進化算法與可編程邏輯器件的有機結(jié)合體,它能夠像生物一樣根據(jù)環(huán)境的變化自主、動態(tài)地調(diào)整自身結(jié)構(gòu),提高在惡劣環(huán)境下硬件的穩(wěn)定性及可靠性,延長硬件的使用壽命。現(xiàn)場可編程門陣列(Field Programmable Gate Array,FPGA)作為可編程器件的最新發(fā)展成果,具有靈活方便、無限可重構(gòu)的特性,被廣泛用作為演化硬件的實現(xiàn)載體。將進化算法與可進化硬件電路在同一片F(xiàn)PGA上構(gòu)成片上演化系統(tǒng),是將演化硬件付諸工程應(yīng)用,構(gòu)成自適應(yīng)和容錯硬件系統(tǒng)的重要途徑。本文研究了演化硬件的基本原理與關(guān)鍵技術(shù),并在現(xiàn)場可編程門陣列FPGA芯上設(shè)計了NiosII嵌入式軟核處理器CPU、虛擬可重構(gòu)電路解碼器VRC、在線評估通信模塊,并由這三個分模塊組成了片上電路在線進化設(shè)計平臺,利用該平臺進行了片上電路進化試驗研究。主要研究內(nèi)容如下:1.采用笛卡爾遺傳規(guī)劃CGP作為進化算法對電路進化設(shè)計進行研究,研究了染色體變異率與進化收斂速度之間的關(guān)系,得出了在給定的基因長度情況下的最優(yōu)變異位數(shù)。2.研究了基于FPGA的片上電路進化設(shè)計平臺。在FPGA芯片上利用設(shè)計的NiosII嵌入式軟核處理器CPU,虛擬可重構(gòu)電路解碼器VRC、在線評估通信模塊,完成了片上電路進化平臺的構(gòu)建。NiosII嵌入式軟核處理器CPU執(zhí)行進化算法,通過進化計算得出新一代種群;VRC虛擬可重構(gòu)電路解碼器對種群中的每個染色體進行解碼,并在FPGA芯片上自動構(gòu)建與該染色體相對應(yīng)的電路;在線評估通信模塊實現(xiàn)通過對構(gòu)建的電路進行數(shù)據(jù)采集,并實時的將所采集的數(shù)據(jù)反饋到NiosII軟核處理器,實現(xiàn)了電路的片上在線進化設(shè)計。并通過構(gòu)建的平臺對全加器和乘法器進行了片上電路在線進化設(shè)計試驗研究。3.對同步時序電路的片上進化設(shè)計進行了研究。在設(shè)計的電路進化設(shè)計平臺的基礎(chǔ)上,對VRC虛擬可重構(gòu)電路解碼器進行改進。將D觸發(fā)器與組合電路的VRC虛擬可重構(gòu)電路解碼器相結(jié)合構(gòu)建了可進化時序電路的VRC虛擬可重構(gòu)電路解碼器;并通過改進的平臺實現(xiàn)了時序電路的片上進化設(shè)計;利用該平臺對模六計數(shù)器與1010序列檢測器進行了進化設(shè)計研究。
[Abstract]:With the development of society and the progress of science and technology, electronic system is becoming more and more miniaturized, intelligent, scale and complexity. At the same time, the reliability of electronic system has become a great challenge in its development. The emergence of evolutionary hardware provides a solution to this problem. Evolutionary hardware is an organic combination of evolutionary algorithms and programmable logic devices. In order to improve the stability and reliability of hardware in harsh environment and prolong the service life of hardware, Field Programmable Gate FPGA (Field Programmable Gate Array), as the latest development achievement of programmable devices, has the characteristics of flexibility, convenience and infinite reconfiguration. It is widely used as the implementation carrier of evolutional hardware. The evolutionary hardware is put into engineering application by using evolutionary algorithm and evolutive hardware circuit on the same piece of FPGA to form the system of evolution on a chip. This paper studies the basic principles and key technologies of evolutionary hardware. NiosII embedded soft core processor, virtual reconfigurable circuit decoder, on-line evaluation communication module are designed on the FPGA core of field programmable gate array, and the on-chip circuit on-line evolution design platform is made up of these three modules. The main contents are as follows: 1. Descartes genetic programming (CGP) is used as the evolutionary algorithm to study the circuit evolution design. The relationship between the rate of chromosome variation and the rate of convergence of evolution is studied. The optimal number of variances in given gene length is obtained. 2. The design platform of on-chip circuit evolution based on FPGA is studied. The virtual reconfigurable circuit decoder based on NiosII embedded soft core processor is designed on FPGA chip. VRC, online evaluation communication module, The construction of on-chip circuit evolution platform. Nios II embedded soft core processor CPU performs evolutionary algorithm. By evolutionary calculation, a new generation of population VRC virtual reconfigurable circuit decoder is obtained to decode each chromosome in the population. The circuit corresponding to the chromosome is automatically constructed on the FPGA chip, and the on-line evaluation communication module realizes the data acquisition through the constructed circuit, and the collected data is fed back to the NiosII soft core processor in real time. The on-chip evolution design of the circuit is realized, and the on-chip circuit on-line evolutionary design of the full adder and multiplier is studied by using the constructed platform. 3. The on-chip evolutionary design of the synchronous sequential circuit is studied in this paper. Based on the design of the circuit evolution design platform, The VRC virtual reconfigurable circuit decoder is improved. The VRC virtual reconfigurable circuit decoder of evolutionary sequential circuit is constructed by combining D flip-flop with VRC virtual reconfigurable circuit decoder of combinational circuit. The on-chip evolutionary design of sequential circuits is realized by using the improved platform, and the evolutionary design of modular sixth counter and 1010 sequence detector is studied by using this platform.
【學(xué)位授予單位】：河北師范大學(xué)
【學(xué)位級別】：碩士
【學(xué)位授予年份】：2017
【分類號】：TN47

【相似文獻】

相關(guān)期刊論文 前10條

1 李爽;王平;張求明;;演化硬件技術(shù)及其應(yīng)用發(fā)展[J];微計算機信息;2006年08期

2 趙新青;婁建安;劉海林;;演化硬件的應(yīng)用與發(fā)展[J];兵工自動化;2006年08期

3 管維榮;周海云;陳開顏;趙強;原亮;;關(guān)于演化硬件的一個新平臺——演化母板的構(gòu)思[J];河北工業(yè)科技;2006年05期

4 崔新友;李東亮;;演化硬件研究概述[J];科技信息;2010年13期

5 張強;周軍;于曉洲;;一種可局部動態(tài)實時重構(gòu)的演化硬件平臺[J];西北工業(yè)大學(xué)學(xué)報;2011年05期

6 楊曉艷;閻旭東;;演化硬件研究的發(fā)展與挑戰(zhàn)[J];湖北工業(yè)大學(xué)學(xué)報;2012年05期

7 周永彬;楊俊;王躍科;;模擬型演化硬件中可重構(gòu)器件的比較研究[J];電子器件;2008年04期

8 陳毓屏,康立山,潘正君,何巍;一個新的研究領(lǐng)域──演化硬件[J];航空計算技術(shù);1998年01期

9 謝曼,李元香;演化硬件及其進展[J];武漢大學(xué)學(xué)報(自然科學(xué)版);1999年05期

10 陳亞娟,王友仁;演化硬件技術(shù)及其在硬件設(shè)計中的應(yīng)用[J];自動化技術(shù)與應(yīng)用;2002年02期

相關(guān)會議論文 前7條

1 管維榮;周海云;趙強;原亮;;演化硬件在武器系統(tǒng)維護中應(yīng)用的研究[A];中國造船工程學(xué)會修船技術(shù)學(xué)術(shù)委員會船舶維修理論與應(yīng)用論文集第八集（2005—2006年度）[C];2006年

2 李元香;謝曼;鄭波盡;張進波;楊怡偉;;演化硬件設(shè)計的改進演化程序[A];Systems Engineering, Systems Science and Complexity Research--Proceeding of 11th Annual Conference of Systems Engineering Society of China[C];2000年

3 婁建安;趙新青;;演化硬件在時序數(shù)字電路自適應(yīng)中的研究與實現(xiàn)[A];全國高等學(xué)校電子技術(shù)研究會2008年年會論文集[C];2008年

4 羅顯志;王W，

本文編號：1555048