本文選題：頻率測量 + FPGA��； 參考：《黑龍江大學》2015年碩士論文

【摘要】：本文綜述了頻率計的發(fā)展,介紹了測量頻率的常用方法,并進行優(yōu)缺點比較后,選擇脈沖計數(shù)法作為本次設(shè)計的方法。由于計數(shù)法中內(nèi)部計數(shù)器的個數(shù)決定了頻率計的總量程,設(shè)計上中選擇七個計數(shù)器作為頻率計測量單位。闡述了查找表原理和結(jié)構(gòu),給出了組合邏輯電路當中,如果輸入量固定,那么輸出量也是相對固定的原理。對FPGA的數(shù)字邏輯實現(xiàn)原理進行了相關(guān)分析,通過進位邏輯將多個單元相連,可以由FPGA來實現(xiàn)復(fù)雜的邏輯,最后采用Verilog語言對數(shù)字頻率計各功能模塊和系統(tǒng)進行了設(shè)計仿真。本文在Quartus II軟件平臺上,采用Verilog語言設(shè)計了一種頻率范圍為1Hz~100MHz的高精度數(shù)字頻率計,頻率測量的相對誤差小于10-5,對本文設(shè)計的數(shù)字頻率計進行了優(yōu)化,降低了頻率計的可見誤差,提高頻率測量精度,為了在1Hz~100MHz頻率范圍內(nèi)能夠達到較小的誤差,本文以100kHz為分界點,當被測信號頻率小于100kHZ趨向低頻時,采用測周法,而當被測信號頻率大于100kHz時趨向高頻時,使用測頻法使測量精度更高,最終測量精度基本達到設(shè)計要求。
[Abstract]:In this paper, the development of frequency meter is reviewed, and the common methods of frequency measurement are introduced. After comparing the advantages and disadvantages, the pulse counting method is selected as the method of this design. Because the number of internal counters in the counting method determines the total process of the cymometer, seven counters are chosen as the measuring units of the cymometer in the design. The principle and structure of look-up table are expounded. The principle of relative fixed output is given in combinatorial logic circuit if input is fixed. This paper analyzes the realization principle of digital logic of FPGA, connects several units through carry logic, and realizes complex logic by FPGA. Finally, the function modules and systems of digital frequency meter are designed and simulated by Verilog language. In this paper, a high precision digital cymometer with frequency range of 1Hz~100MHz is designed by using Verilog language on Quartus II software platform. The relative error of frequency measurement is less than 10 ~ (-5). The digital cymometer designed in this paper is optimized. The visible error of the cymometer is reduced, and the accuracy of frequency measurement is improved. In order to achieve a smaller error in the frequency range of 1Hz~100MHz, in this paper, when the frequency of the measured signal is less than the low frequency of 100kHZ, the cycle measurement method is adopted when the frequency of the measured signal is less than the low frequency of 100kHZ. When the signal frequency is larger than 100kHz, the frequency measurement method is used to make the measurement accuracy higher, and the final measurement precision basically meets the design requirements.
【學位授予單位】：黑龍江大學
【學位級別】：碩士
【學位授予年份】：2015
【分類號】：TM935.133;TN791

【參考文獻】

相關(guān)期刊論文 前10條

1 張俊安;李廣軍;張瑞濤;楊毓軍;付東兵;;單片直接數(shù)字頻率合成器產(chǎn)品發(fā)展綜述[J];微電子學;2015年05期

2 胡登鵬;任天鵬;朱淑梅;楊瑞娟;秦豫文;;基于FPGA的頻率遠距離穩(wěn)定傳輸方案設(shè)計及實現(xiàn)[J];重慶郵電大學學報(自然科學版);2015年05期

3 陳壽法;王中鵬;;等精度頻率測量的同步門電路改進設(shè)計[J];電測與儀表;2015年18期

4 盛建倫;劉淑霞;王勇;鞏玉璽;;數(shù)字邏輯實驗技術(shù)改革的研究[J];實驗技術(shù)與管理;2015年04期

5 許發(fā)翔;顏錦;陳孟臻;劉春群;;基于FPGA的數(shù)字頻率計的設(shè)計[J];電子制作;2014年23期

6 蔡建華;;無需振蕩器的數(shù)字頻率抖動電路運用實踐[J];硅谷;2014年22期

7 唐海斌;郭海俠;付凱;王朝;;基于FPGA的一種測頻方法的研究[J];電子世界;2014年17期

8 張松;李筠;;FPGA的模塊化設(shè)計方法[J];電子測量與儀器學報;2014年05期

9 應(yīng)毓海;;FPGA高精度測量頻率研究[J];低溫與超導;2014年03期

10 汪桂霞;;基于FPGA的正弦信號發(fā)生器的設(shè)計[J];價值工程;2014年03期

，

本文編號：1775691