天堂国产午夜亚洲专区-少妇人妻综合久久蜜臀-国产成人户外露出视频在线-国产91传媒一区二区三区

多轉(zhuǎn)發(fā)級(jí)別的向量網(wǎng)硬件交換機(jī)設(shè)計(jì)與實(shí)現(xiàn)

發(fā)布時(shí)間:2018-02-26 21:15

  本文關(guān)鍵詞: 向量網(wǎng) 向量地址 硬件交換機(jī) NetFPGA 傳輸面 出處:《北京交通大學(xué)》2017年碩士論文 論文類(lèi)型:學(xué)位論文


【摘要】:隨著互聯(lián)網(wǎng)技術(shù)的發(fā)展和網(wǎng)絡(luò)用戶(hù)的大規(guī)模增加,現(xiàn)有網(wǎng)絡(luò)體系在資源控制、QoS、網(wǎng)絡(luò)安全等方面難以滿(mǎn)足網(wǎng)絡(luò)用戶(hù)的應(yīng)用需求,這使得對(duì)新型網(wǎng)絡(luò)體系架構(gòu)的研究成為人們關(guān)注的重要課題。向量網(wǎng)是一種新型網(wǎng)絡(luò)體系架構(gòu),它以向量地址和向量交換為基礎(chǔ),實(shí)現(xiàn)了交換節(jié)點(diǎn)簡(jiǎn)單、輕量向量連接、保證QoS、內(nèi)在可信、向量地址無(wú)限可擴(kuò)展等優(yōu)勢(shì),并通過(guò)將控制面和傳輸面分離開(kāi)來(lái),減少傳輸面路由信息收集、更新、維護(hù)等工作,提高了數(shù)據(jù)轉(zhuǎn)發(fā)的能力。本論文設(shè)計(jì)的向量網(wǎng)硬件交換機(jī)的主要功能是解析向量地址,轉(zhuǎn)發(fā)數(shù)據(jù)包;支持部分向量網(wǎng)信令,處理少量控制面信息。該硬件交換機(jī)的數(shù)據(jù)處理過(guò)程快,資源利用率高。本文根據(jù)向量網(wǎng)理論體系,具體做了如下的設(shè)計(jì)和實(shí)現(xiàn):1.提出一種向量網(wǎng)硬件交換機(jī)功能的改進(jìn)設(shè)計(jì)方案,實(shí)現(xiàn)多級(jí)別數(shù)據(jù)包緩存處理及相關(guān)調(diào)度算法,多級(jí)別數(shù)據(jù)包解析轉(zhuǎn)發(fā)及相關(guān)調(diào)度算法,使向量交換機(jī)可以支持多級(jí)別QoS機(jī)制;2.在ISE環(huán)境,用Verilog語(yǔ)言實(shí)現(xiàn)了一種向量網(wǎng)硬件交換機(jī),包括數(shù)據(jù)包格式的預(yù)處理模塊,數(shù)據(jù)轉(zhuǎn)發(fā)處理模塊,信令支持模塊,輸出控制模塊等,并實(shí)驗(yàn)測(cè)試了相應(yīng)功能;3.在NetFPGA開(kāi)發(fā)板上驗(yàn)證了各個(gè)模塊功能,結(jié)果表明可以滿(mǎn)足向Xilinx Spartan-3A系統(tǒng)XC3S1400A芯片移植的要求。通過(guò)對(duì)向量網(wǎng)硬件交換機(jī)的設(shè)計(jì)和實(shí)現(xiàn),并移植于低成本芯片,達(dá)到低成本實(shí)現(xiàn)1Gbps轉(zhuǎn)發(fā)速率的目的,為向量網(wǎng)的進(jìn)一步部署和應(yīng)用打下基礎(chǔ)。
[Abstract]:With the development of Internet technology and the large-scale increase of network users, the existing network system is difficult to meet the application needs of network users in the aspects of resource control, QoS, network security, etc. This makes the research of new network architecture become an important issue. Vector network is a new network architecture, which is based on vector address and vector switching, and realizes simple switching node and light vector connection. QoS is guaranteed to be inherently credible and vector addresses are infinitely scalable. By separating the control surface from the transmission surface, the routing information collection, updating and maintenance of the transport surface are reduced. The main function of the vector network hardware switch designed in this paper is to resolve the vector address, forward the data packet, support the partial vector network signaling, the main function of this paper is to resolve the vector address, forward the data packet, support the partial vector network signaling, A small amount of control surface information is processed. The data processing process of the hardware switch is fast and the utilization rate of resources is high. In this paper, according to the theory system of vector network, This paper introduces the following design and implementation: 1. An improved design scheme of vector network hardware switch function is proposed, which realizes multi-level packet cache processing and related scheduling algorithm, multi-level packet parsing and forwarding algorithm, and related scheduling algorithm. In the ISE environment, a vector network hardware switch is implemented by using Verilog language, which includes preprocessing module of data packet format, data forwarding processing module, signaling support module, etc. The function of each module is verified on the NetFPGA development board. The result shows that it can meet the requirement of transplanting to the XC3S1400A chip of Xilinx Spartan-3A system. Through the design and implementation of the vector network hardware switch, the output control module and the corresponding function are tested and tested. It is transplanted to low cost chip to achieve the goal of 1Gbps forwarding rate at low cost, which lays the foundation for the further deployment and application of vector network.
【學(xué)位授予單位】:北京交通大學(xué)
【學(xué)位級(jí)別】:碩士
【學(xué)位授予年份】:2017
【分類(lèi)號(hào)】:TP393.02

【相似文獻(xiàn)】

相關(guān)期刊論文 前10條

1 AnilTelikepalli;數(shù)據(jù)包處理方法和解決方案[J];今日電子;2002年07期

2 齊建業(yè);余祥;劉峻宇;李強(qiáng);;協(xié)議一致性測(cè)試數(shù)據(jù)包的構(gòu)造與解析[J];西南科技大學(xué)學(xué)報(bào);2013年04期

3 張敦行;張廣興;張大方;謝高崗;于真;;基于多空間內(nèi)存共享的高速網(wǎng)絡(luò)鏈路數(shù)據(jù)包捕獲方法[J];計(jì)算機(jī)應(yīng)用研究;2008年03期

4 閻冬;王玉龍;蘇森;楊放春;;基于協(xié)作交互的概率性數(shù)據(jù)包標(biāo)記溯源方法[J];北京郵電大學(xué)學(xué)報(bào);2012年01期

5 李虎雄;張文杰;;網(wǎng)絡(luò)交互平臺(tái)數(shù)據(jù)包的分析與處理[J];計(jì)算機(jī)工程與設(shè)計(jì);2007年08期

6 王鋼,劉暉,蘇雁泳;IP電話(huà)數(shù)據(jù)包優(yōu)先級(jí)設(shè)置及對(duì)QoS影響的研究[J];哈爾濱工業(yè)大學(xué)學(xué)報(bào);2002年04期

7 俞瑾;王偉明;;基于IXDP2401的轉(zhuǎn)發(fā)件間數(shù)據(jù)包處理信息傳輸方法的研究[J];現(xiàn)代電子技術(shù);2005年24期

8 韓曉非,王學(xué)光,楊明福;位并行數(shù)據(jù)包分類(lèi)算法研究[J];華東理工大學(xué)學(xué)報(bào);2003年05期

9 金慶輝;王東;楊建華;謝高崗;;一種網(wǎng)絡(luò)入侵檢測(cè)中的數(shù)據(jù)包采樣方法[J];計(jì)算機(jī)應(yīng)用研究;2008年10期

10 ;風(fēng)河網(wǎng)絡(luò)加速平臺(tái)線(xiàn)速超過(guò)每秒2.1億個(gè)數(shù)據(jù)包[J];中國(guó)電子商情(基礎(chǔ)電子);2010年06期

相關(guān)會(huì)議論文 前2條

1 向曉明;歐陽(yáng)建權(quán);操璐;;基于Linux的802.11b WLAN捕包解析器的設(shè)計(jì)[A];虛擬運(yùn)營(yíng)與云計(jì)算——第十八屆全國(guó)青年通信學(xué)術(shù)年會(huì)論文集(上冊(cè))[C];2013年

2 查達(dá)仁;荊繼武;林t燂,

本文編號(hào):1539694


資料下載
論文發(fā)表

本文鏈接:http://sikaile.net/guanlilunwen/ydhl/1539694.html


Copyright(c)文論論文網(wǎng)All Rights Reserved | 網(wǎng)站地圖 |

版權(quán)申明:資料由用戶(hù)88859***提供,本站僅收錄摘要或目錄,作者需要?jiǎng)h除請(qǐng)E-mail郵箱bigeng88@qq.com