基于FPGA的CMOS高清相機(jī)采集與傳輸系統(tǒng)設(shè)計(jì)
[Abstract]:With the improvement of integrated circuit technology, CMOS image sensor has been developed by leaps and bounds. In particular, the characteristics of the integrated A / D converter and the level conversion circuit make the CMOS output digital signal directly. High definition, high frame rate digital camera can greatly improve the speed of image data transmission, but it also brings great challenges to hardware circuit design. In order to reduce the difficulty of hardware design and simplify the hardware circuit, a data acquisition and transmission system for CMOS high-definition camera based on FPGA is designed in this paper. The camera can capture high-definition images with resolution of 2048 脳 1088 during the high speed transmission of 200Mbps, which is beneficial to the capture of transient phenomena. The system is divided into three parts: the target image acquisition unit, the control and processing unit, and the high-speed data transmission unit. Aiming at the level conversion circuit of the interface between the acquisition unit and the control unit, the LVDS level of the CMOS output is converted to the TTL level by using VHDL hardware description language, and the software design is realized instead of the hardware circuit design. Aiming at the problem of high speed transmission, VHDL language is used to design the timing of image transmission channel in order to realize the function of high speed transmission. Aiming at whether the data can be sampled to the correct bytes in high speed transmission, this paper designs and implements the word alignment and bit alignment of image data acquisition by using the field programmable function of FPGA chip, which greatly improves the integrity of data sampling. Finally, the logic function of the hardware circuit under the software is verified by the board-level test and the imaging experiment. It shows that the acquisition and transmission system designed in this paper can acquire high-definition images at a higher frame rate 230fps, and the resolution is 2048 脳 1088, which meets the requirements of the project.
【學(xué)位授予單位】:西安建筑科技大學(xué)
【學(xué)位級別】:碩士
【學(xué)位授予年份】:2017
【分類號(hào)】:TP274.2;TB852.1
【參考文獻(xiàn)】
相關(guān)期刊論文 前10條
1 臧貴龍;雷海龍;;基于FPGA的液位測量系統(tǒng)的設(shè)計(jì)[J];黑龍江造紙;2016年03期
2 萬璞;王麗莎;;CCD與CMOS的圖像傳感技術(shù)[J];電子技術(shù)與軟件工程;2016年10期
3 周敬東;程釵;周明剛;黃云朋;李敏慧;;基于Camera Link的數(shù)據(jù)采集與處理系統(tǒng)設(shè)計(jì)[J];湖北工業(yè)大學(xué)學(xué)報(bào);2016年01期
4 曾曉豐;;創(chuàng)新測井儀在磨溪-高石梯構(gòu)造的應(yīng)用[J];內(nèi)蒙古石油化工;2015年Z1期
5 孫波;王曉艷;;CCD圖像傳感器和CMOS圖像傳感器的比較研究[J];信息通信;2015年12期
6 趙樺;章慧彬;;基于ATE的FPGA配置文件生成方法[J];電子與封裝;2015年07期
7 蔡磊涵;;CMOS圖像傳感器在監(jiān)控市場主導(dǎo)地位提升[J];中國安防;2015年10期
8 田素雷;楊松芳;常迎輝;;一種FPGA實(shí)現(xiàn)中時(shí)鐘偏移(skew)的快速修復(fù)方法[J];中國集成電路;2015年05期
9 趙亞茹;;單片機(jī)系統(tǒng)抗干擾能力的分析[J];西部廣播電視;2015年07期
10 王志強(qiáng);;數(shù)字信號(hào)處理的發(fā)展[J];電子制作;2015年01期
相關(guān)碩士學(xué)位論文 前10條
1 陳亞斐;基于DSP和FPGA的電力電子數(shù)字控制平臺(tái)的研究[D];青島科技大學(xué);2016年
2 陳曦;CMOS相機(jī)成像系統(tǒng)仿真設(shè)計(jì)[D];太原理工大學(xué);2015年
3 蒙春城;高速動(dòng)態(tài)場景生成系統(tǒng)研制[D];哈爾濱工業(yè)大學(xué);2015年
4 齊晶晶;基于FPGA的高速視頻采集和傳輸電路設(shè)計(jì)與實(shí)現(xiàn)[D];西安工業(yè)大學(xué);2015年
5 李飛;高幀頻CMOS相機(jī)數(shù)據(jù)遠(yuǎn)程采集系統(tǒng)設(shè)計(jì)[D];西安工業(yè)大學(xué);2015年
6 曹飛寒;高速高分辨率工業(yè)相機(jī)系統(tǒng)設(shè)計(jì)[D];蘇州大學(xué);2015年
7 徐益;基于FPGA的高速串行CMOS工業(yè)相機(jī)[D];浙江大學(xué);2015年
8 張波;基于FPGA特定背景條件下的目標(biāo)圖像檢測算法設(shè)計(jì)與實(shí)現(xiàn)[D];華中科技大學(xué);2015年
9 劉彪;基于FPGA高分辨率高幀頻CMOS相機(jī)設(shè)計(jì)[D];中國科學(xué)院研究生院(長春光學(xué)精密機(jī)械與物理研究所);2014年
10 蘇健淵;基于ARM+FPGA的多屏圖像顯示系統(tǒng)研究[D];西安電子科技大學(xué);2014年
,本文編號(hào):2340938
本文鏈接:http://sikaile.net/guanlilunwen/gongchengguanli/2340938.html