本文選題：數(shù)據(jù)獲取 + 總線(xiàn)　； 參考：《中國(guó)科學(xué)院研究生院（近代物理研究所）》2014年博士論文

【摘要】：目前加速器和核物理實(shí)驗(yàn)室所用的數(shù)據(jù)獲取系統(tǒng)大多基于CAMAC、FASTBUS、VME、PXI等結(jié)構(gòu)。這些系統(tǒng)專(zhuān)為大中型核物理實(shí)驗(yàn)建造，系統(tǒng)復(fù)雜且成本高，，需專(zhuān)人維護(hù)運(yùn)行，靈活性差。但在加速器束流診斷、小型核物理實(shí)驗(yàn)以及探測(cè)器刻度測(cè)量等應(yīng)用中，小型便攜式多參數(shù)數(shù)據(jù)獲取系統(tǒng)即可勝任。鑒于此，我們研制了一款既方便攜帶又易于擴(kuò)展的小型多參數(shù)數(shù)據(jù)獲取系統(tǒng)。 該數(shù)據(jù)獲取系統(tǒng)在設(shè)計(jì)中有如下的創(chuàng)新： 1、使用自定義的軟總線(xiàn)，其傳輸速率為33MB/s,完全能滿(mǎn)足模塊級(jí)聯(lián)時(shí)的速度要求。 2、FPGA和ARM間通信使用SROM通信邏輯，其理論傳輸速率可以達(dá)到66.5MB/s，解決了FPGA和ARM進(jìn)行數(shù)據(jù)傳輸?shù)钠款i。 3、系統(tǒng)設(shè)計(jì)成便攜設(shè)備，而且能夠完成多參數(shù)測(cè)量。 4、完全自主知識(shí)產(chǎn)權(quán)的軟件處理系統(tǒng)。 本論文主要對(duì)該系統(tǒng)的設(shè)計(jì)進(jìn)行了詳細(xì)討論。主要敘述問(wèn)題有：前端峰值保持電路的設(shè)計(jì)、自定義軟總線(xiàn)的設(shè)計(jì)、FPGA與ARM之間的高速通信、配套數(shù)據(jù)獲取軟件的設(shè)計(jì)等。論文對(duì)該系統(tǒng)的介紹可以概括如下： 第1章詳細(xì)介紹了研制該系統(tǒng)的背景，并對(duì)現(xiàn)有的主流數(shù)據(jù)獲取系統(tǒng)進(jìn)行了總結(jié)，最后對(duì)該系統(tǒng)的研制過(guò)程中需要解決的主要問(wèn)題進(jìn)行了說(shuō)明。 第2章是對(duì)該系統(tǒng)的硬件設(shè)計(jì)進(jìn)行詳細(xì)的介紹。首先對(duì)整個(gè)系統(tǒng)的整體設(shè)計(jì)結(jié)構(gòu)進(jìn)行詳細(xì)的分析；其次敘述了在設(shè)計(jì)中為了提高FPGA與ARM之間的通信速率所采取的方法；然后對(duì)現(xiàn)有的峰值保持電路的問(wèn)題進(jìn)行了總結(jié)，并給出了改進(jìn)方案；最后對(duì)軟總線(xiàn)的設(shè)計(jì)進(jìn)行了詳細(xì)的介紹。 第3章介紹了系統(tǒng)中的時(shí)序邏輯設(shè)計(jì)。在該便攜式數(shù)據(jù)獲取系統(tǒng)的設(shè)計(jì)中，F(xiàn)PGA用于協(xié)調(diào)多個(gè)功能模塊工作。在其邏輯設(shè)計(jì)中涉及到多種時(shí)鐘信號(hào)的處理，這就必須要求處理好異步信號(hào)通信。該部分時(shí)序的處理對(duì)系統(tǒng)的穩(wěn)定性很重要，如果不處理好將導(dǎo)致競(jìng)爭(zhēng)冒險(xiǎn)和亞穩(wěn)態(tài)。為了解決這些問(wèn)題，本章介紹了各種信號(hào)同步和時(shí)鐘統(tǒng)一的方法。最后對(duì)系統(tǒng)中時(shí)序要求最高的背板總線(xiàn)和FPGA與ARM間通信邏輯進(jìn)行了詳細(xì)的介紹。 第4章是本系統(tǒng)軟件部分的介紹。在該系統(tǒng)的設(shè)計(jì)中，每一個(gè)硬件都包含一個(gè)嵌入式的計(jì)算機(jī)ARM，該計(jì)算機(jī)運(yùn)行Linux操作系統(tǒng)，所以首先需要對(duì)ARM進(jìn)行驅(qū)動(dòng)設(shè)計(jì)和服務(wù)器程序的設(shè)計(jì)。另外，整個(gè)數(shù)據(jù)獲取系統(tǒng)需要后端數(shù)據(jù)獲取軟件配合才能夠完成數(shù)據(jù)的傳輸和存儲(chǔ)。除此以外，為了保證后期方便的對(duì)存儲(chǔ)的數(shù)據(jù)進(jìn)行分析，也為了保證數(shù)據(jù)在傳輸過(guò)程中的穩(wěn)定可靠，需要設(shè)計(jì)一個(gè)健全的幀結(jié)構(gòu)和一個(gè)信息完整的存儲(chǔ)格式。本章主要解決上面所敘述的問(wèn)題。 第5章是對(duì)數(shù)據(jù)獲取系統(tǒng)的后期數(shù)據(jù)進(jìn)行處理。由于環(huán)境噪聲、系統(tǒng)誤差等原因，最終得到的數(shù)據(jù)和真實(shí)值之間有一定的區(qū)別。為了消除這些區(qū)別，也為了分析數(shù)據(jù)的方便，本章介紹了一些核數(shù)據(jù)處理的方法。 第6章是實(shí)驗(yàn)驗(yàn)證部分。首先在實(shí)驗(yàn)室對(duì)該系統(tǒng)的積分非線(xiàn)性、分辨率參數(shù)進(jìn)行了測(cè)量。然后在真實(shí)的實(shí)驗(yàn)中，對(duì)能譜進(jìn)行了測(cè)量并與成熟的數(shù)據(jù)獲取系統(tǒng)進(jìn)行了對(duì)比。 第7章是對(duì)工作的總結(jié)，以及對(duì)該系統(tǒng)未來(lái)的展望。
[Abstract]:At present , the data acquisition system used in accelerator and nuclear physics laboratory is mostly based on CAMAC , FASTBUS , VME , pxi and other structures . These systems are specially constructed for large and medium - sized nuclear physics experiments . The system is complex and costly . It needs special personnel to maintain operation and flexibility . In view of this , we have developed a compact multi - parameter data acquisition system which is easy to carry and expand .

The data acquisition system has the following innovations in design :

1 . Using a custom soft bus , its transmission rate is 33MB / s , which can satisfy the speed requirements when the module is cascaded .

2 . The communication between FPGA and ARM uses SROM communication logic , its theoretical transmission rate can reach 66.5MB / s , which solves the bottleneck of data transmission by FPGA and ARM .

3 . The system is designed as portable equipment , and multi - parameter measurement can be completed .

4 . Software processing system with complete independent intellectual property rights .

This thesis mainly discusses the design of the system . The main problems are : the design of the front - end peak holding circuit , the design of the custom soft bus , the high - speed communication between FPGA and ARM , the design of matching data acquisition software , etc . The introduction of this system can be summarized as follows :

In chapter 1 , the background of the system is described in detail , and the existing mainstream data acquisition system is summarized , and the main problems that need to be solved in the development of the system are described .

In chapter 2 , the hardware design of the system is introduced in detail . First , the whole design structure of the whole system is analyzed in detail .
Secondly , the method to improve the communication rate between FPGA and ARM is described in the design .
Then the problem of the existing peak holding circuit is summarized , and the improvement scheme is given .
Finally , the design of the soft bus is introduced in detail .

In the design of portable data acquisition system , FPGA is used to coordinate multiple functional modules . In the design of the portable data acquisition system , the FPGA is used to coordinate multiple function modules . In the design of the portable data acquisition system , many kinds of clock signals are processed . It is important to deal with the stability of the system . In order to solve these problems , this chapter introduces the methods of signal synchronization and clock unification .

In addition , in order to guarantee the stability and reliability of the data during the transmission process , it is necessary to design a sound frame structure and a complete information storage format . In addition , in order to guarantee the stability and reliability of the data during the transmission process , it is necessary to design a sound frame structure and a complete information storage format . This chapter mainly solves the above - described problems .

Chapter 5 deals with the late data of the data acquisition system . Because of environmental noise , systematic error and so on , there is a certain difference between the obtained data and the real value . In order to eliminate these differences and to analyze the convenience of the data , some methods of nuclear data processing are introduced in this chapter .

The sixth chapter is the experimental verification part . First , the integral nonlinear and resolution parameters of the system are measured in the laboratory . Then , in the real experiment , the energy spectrum is measured and compared with the mature data acquisition system .

Chapter 7 summarizes the work and prospects for the future of the system .
【學(xué)位授予單位】：中國(guó)科學(xué)院研究生院（近代物理研究所）
【學(xué)位級(jí)別】：博士
【學(xué)位授予年份】：2014
【分類(lèi)號(hào)】：TP274.2

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 閆建平;蔡進(jìn)功;首祥云;邵在平;李尊芝;;基于Visual C++的成像測(cè)井圖像雙緩存視圖顯示[J];測(cè)井技術(shù);2007年06期

2 康艷霞;曹劍中;田雁;車(chē)嶸;孫磊;;實(shí)時(shí)視頻處理系統(tǒng)中乒乓緩存的設(shè)計(jì)[J];彈箭與制導(dǎo)學(xué)報(bào);2007年04期

3 謝長(zhǎng)生,徐睿;VME總線(xiàn)接口邏輯分析和電路設(shè)計(jì)[J];電子與封裝;2004年02期

4 龔書(shū)濤,呂國(guó)強(qiáng),彭良清;在FPGA中狀態(tài)機(jī)的編碼方式[J];電子工程師;2005年11期

5 徐世偉;劉嚴(yán)嚴(yán);劉紅俠;;異步時(shí)鐘亞穩(wěn)態(tài)及FIFO標(biāo)志位的產(chǎn)生[J];電子技術(shù)應(yīng)用;2006年11期

6 周偉;杜玉曉;楊其宇;張育俊;曾浩;;FPGA跨時(shí)鐘域亞穩(wěn)態(tài)研究[J];電子世界;2012年03期

7 馬芮;STD、CAMAC、VXI總線(xiàn)技術(shù)比較[J];飛航導(dǎo)彈;2000年01期

8 李武森,遲澤英,陳文建;高速DSP圖像處理系統(tǒng)中的乒乓緩存結(jié)構(gòu)研究[J];光電子技術(shù)與信息;2005年03期

9 郝建;原茵茵;;FPGA復(fù)位的可靠性設(shè)計(jì)方法[J];電子科技;2013年10期

10 尹旺明;劉宏章;湯彬;;基于SNIP算法扣除γ能譜本底的探討及應(yīng)用[J];東華理工大學(xué)學(xué)報(bào)(自然科學(xué)版);2009年03期

相關(guān)博士學(xué)位論文 前1條

1 劉永剛;γ能譜譜數(shù)據(jù)分解方法研究[D];中國(guó)地質(zhì)大學(xué)（北京）;2011年

本文編號(hào)：2004360