發(fā)布時(shí)間：2018-08-26 20:02

【摘要】：在核信號探測領(lǐng)域,核信號采集是獲取核輻射場能量信息以及時(shí)間信息的重要手段之一。一個(gè)簡單的核輻射脈沖信號卻包含了很多重要信息,其中包括射線能量、種類以及時(shí)間等。因此,核信號的準(zhǔn)確獲取對核輻射能量場的分析具有很重要的意義。通常情況下,核信號的采集是先將數(shù)據(jù)進(jìn)行模數(shù)轉(zhuǎn)換,然后再對轉(zhuǎn)換后的數(shù)字信號進(jìn)行處理。在高速數(shù)字化的今天,模數(shù)轉(zhuǎn)換器(ADC)的性能指標(biāo)不斷提升,同時(shí)對數(shù)據(jù)傳輸速率也產(chǎn)生了一定的要求。本文采用高速ADC和性能強(qiáng)大的FPGA,再配合高速PCIE數(shù)據(jù)傳輸總線構(gòu)建出了一套實(shí)時(shí)核信號采集系統(tǒng)。該系統(tǒng)不但能獲取核脈沖信號幅度信息,還可以實(shí)時(shí)顯示所采集的波形,也可以在PC端完成相關(guān)算法的實(shí)時(shí)驗(yàn)證。目前,針對核輻射場的探測分析通常是采用成譜的方式進(jìn)行,其中包括:前端信號調(diào)理、信號采集、FPGA內(nèi)部算法處理以及最終成譜并顯示。整個(gè)過程并未涉及對原始核信號的實(shí)時(shí)顯示或存儲,這不利于對信號的實(shí)時(shí)監(jiān)控或?qū)υ紨?shù)據(jù)的事后處理。本文針對這一問題設(shè)計(jì)一套核信號實(shí)時(shí)顯示、采集、存儲系統(tǒng)。本論文選題來自于國家863計(jì)劃課題“高精度能譜探測儀器研發(fā)”(課題編號:2012AA061803)。設(shè)計(jì)出一套基于高性能Xilinx FPGA(XC7K410T)和高速PCIE總線的核信號實(shí)時(shí)采集系統(tǒng)。其中,采集部分采用200Msps、16位的高速ADC采樣芯片,該芯片對于上升時(shí)間在納秒級和脈寬在幾百納秒的核信號具有很好的采樣效果,能滿足高速采樣的要求。采集所得到數(shù)據(jù)位寬為16位,產(chǎn)生的數(shù)據(jù)流速為200Msps*16Bit=400MB/s。數(shù)據(jù)傳輸采用PCIE Gen2.0標(biāo)準(zhǔn),實(shí)測傳輸速率達(dá)到約3.0GB/s。為滿足上述速率,組建了一個(gè)RAID磁盤陣列,其寫盤速度通過HD Tune Pro測試為800MB/s。對于高速數(shù)據(jù)傳輸采用DMA乒乓方式完成,并對每個(gè)數(shù)據(jù)交互過程中每個(gè)環(huán)節(jié)的開銷進(jìn)行分析,并設(shè)計(jì)出一套合理的DMA交互機(jī)制。驅(qū)動部分采用WinDriver 12.20進(jìn)行開發(fā),其us級的中斷響應(yīng),滿足該核信號系統(tǒng)的采集需求。應(yīng)用軟件部分用Qt進(jìn)行設(shè)計(jì),為了滿足核信號的實(shí)時(shí)顯示并存儲,采用多線程設(shè)計(jì),以便程序的順利運(yùn)行。最后,利用本系統(tǒng)對實(shí)際核信號進(jìn)行采集,并驗(yàn)證設(shè)計(jì)的可行性。通過對NaI閃爍體探測輸出137Cs的核信號波形進(jìn)行實(shí)時(shí)采集,并在應(yīng)用程序上顯示完整的原始波形,并對其進(jìn)行了討論。此外,用信號源進(jìn)行線性度測量,得到線性度為0.9999。采用滑動平均算法驗(yàn)證平臺的可行性,也得到良好的效果。實(shí)驗(yàn)表明,基于高速PCIE的實(shí)時(shí)核信號采集系統(tǒng)的方案是成功可行的,且對高速核信號采集和實(shí)時(shí)傳輸?shù)难芯坑兄匾苿幼饔?同時(shí)具有一定的研究價(jià)值和應(yīng)用前景。
[Abstract]:In the field of nuclear signal detection, nuclear signal acquisition is one of the important means to obtain energy information and time information of nuclear radiation field. A simple nuclear pulse contains a lot of important information, including ray energy, type and time. Therefore, the accurate acquisition of nuclear signals is of great significance to the analysis of nuclear radiation energy field. Usually, the acquisition of nuclear signal is to convert the data into A / D first, and then to process the converted digital signal. With the development of high speed digitization, the performance of ADC (ADC) is improved continuously, and the data transmission rate is also required. In this paper, a real time nuclear signal acquisition system is constructed by using high speed ADC and powerful FPGA, combined with high speed PCIE data transmission bus. The system can not only obtain the amplitude information of the nuclear pulse signal, but also display the collected waveform in real time, and can also complete the real-time verification of the algorithm at the PC end. At present, the detection and analysis of nuclear radiation field is usually carried out in a spectral way, which includes: front end signal conditioning, signal acquisition and FPGA internal algorithm processing, and final spectrum and display. The whole process does not involve the real-time display or storage of the original nuclear signal, which is not conducive to the real-time monitoring of the signal or the post-processing of the original data. In order to solve this problem, this paper designs a real-time nuclear signal display, acquisition and storage system. The topic of this thesis comes from the research and development of high precision energy spectrum detector (project No.: 2012AA061803). A real-time nuclear signal acquisition system based on high performance Xilinx FPGA (XC7K410T) and high speed PCIE bus is designed. Among them, the acquisition part uses a high-speed ADC sampling chip of 200mspsSZ, which has a good sampling effect for the nuclear signal with rising time at nanosecond and pulse width at several hundred nanoseconds, and can meet the requirement of high-speed sampling. The obtained data bit width is 16 bits and the data flow rate is 200 Msps1 / 16 Bitt / s. The data transmission is based on PCIE Gen2.0 standard, and the measured transmission rate is about 3.0 GB / s. To satisfy the above rate, a RAID disk array was constructed, and the write disk speed passed the HD Tune Pro test of 800MB / s. The high-speed data transmission is accomplished by DMA ping-pong mode, and the cost of each link in the process of data exchange is analyzed, and a set of reasonable DMA interaction mechanism is designed. The driver part is developed with WinDriver 12.20, and its us level interrupt response can meet the acquisition requirement of the nuclear signal system. The application software is designed with Qt. In order to meet the real-time display and storage of the nuclear signal, multithread design is adopted so that the program can run smoothly. Finally, the system is used to collect the actual nuclear signals and verify the feasibility of the design. The nuclear signal waveform of NaI scintillator detection output 137Cs is collected in real time, and the complete original waveform is displayed in the application program and discussed. In addition, the linearity is measured by signal source, and the linearity is 0.9999. The feasibility of the platform is verified by moving average algorithm, and good results are obtained. The experimental results show that the scheme of real-time nuclear signal acquisition system based on high-speed PCIE is successful and feasible, and it plays an important role in the research of high-speed nuclear signal acquisition and real-time transmission, and has certain research value and application prospect.
【學(xué)位授予單位】：成都理工大學(xué)
【學(xué)位級別】：碩士
【學(xué)位授予年份】：2017
【分類號】：TP274.2

【參考文獻(xiàn)】

相關(guān)期刊論文 前8條

1 信侃;;基于Xilinx FPGA的PCIe總線接口設(shè)計(jì)與實(shí)現(xiàn)[J];無線電通信技術(shù);2014年04期

2 葛青;葛良全;吳建平;;基于FPGA的核信號采集主控系統(tǒng)設(shè)計(jì)[J];核電子學(xué)與探測技術(shù);2014年04期

3 ;可配置為四、三、雙或單輸出的16A μModule穩(wěn)壓器 為FPGA、ASIC和微處理器供電[J];電子技術(shù)應(yīng)用;2014年02期

4 曾衛(wèi)華;魏秋菊;侯勝利;;基于CPLD+ARM的多道脈沖幅度分析器設(shè)計(jì)[J];核電子學(xué)與探測技術(shù);2012年01期

5 曾國強(qiáng);葛良全;熊盛青;倪衛(wèi)沖;賴萬昌;;數(shù)字技術(shù)在航空伽馬能譜儀中的應(yīng)用[J];物探與化探;2010年02期

6 曾磊;陳鋮;郭虹;;基于PCI總線的實(shí)時(shí)測頻卡WDM驅(qū)動程序設(shè)計(jì)[J];現(xiàn)代電子技術(shù);2009年24期

7 楊阿鋒;吳帥;劉凱;徐欣;;PCIe接口高速數(shù)據(jù)傳輸卡的驅(qū)動程序開發(fā)[J];中國測試技術(shù);2008年02期

8 曹寧 ,汪飛;高速PCI總線接口卡的開發(fā)[J];電子技術(shù)應(yīng)用;2004年07期

相關(guān)碩士學(xué)位論文 前10條

1 李強(qiáng);窄脈沖信號的高速數(shù)字化直接采樣成譜研究[D];成都理工大學(xué);2016年

2 姚陽;基于FPGA的數(shù)字多道脈沖幅度分析器的設(shè)計(jì)與實(shí)現(xiàn)[D];中國科學(xué)院大學(xué)（工程管理與信息技術(shù)學(xué)院）;2014年

3 楊鳳欣;電能信息采集與管理系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)[D];電子科技大學(xué);2013年

4 石沙;基于Qt的跨平臺視頻監(jiān)控客戶端的設(shè)計(jì)與實(shí)現(xiàn)[D];西安電子科技大學(xué);2013年

5 關(guān)凱鋒;PCIe事務(wù)層及數(shù)據(jù)鏈路層的實(shí)現(xiàn)與驗(yàn)證[D];西安電子科技大學(xué);2013年

6 李楚洲;基于PCIE總線的CCSDS標(biāo)準(zhǔn)衛(wèi)星數(shù)據(jù)采集系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)[D];華南理工大學(xué);2011年

7 謝廣利;基于FPGA和USB的數(shù)字化多道脈沖幅度分析器的研制[D];華東理工大學(xué);2011年

8 李光春;基于PCI-E總線的高速大容量數(shù)據(jù)記錄系統(tǒng)軟件設(shè)計(jì)[D];電子科技大學(xué);2009年

9 易磊;高速高精度ADC測試技術(shù)研究[D];電子科技大學(xué);2008年

10 蔡躍榮;基于DSP的核信號波形數(shù)字化獲取與處理系統(tǒng)設(shè)計(jì)[D];四川大學(xué);2006年

，

本文編號：2206009