發(fā)布時間：2018-08-23 14:45

【摘要】：通信系統(tǒng)中,通常使用信道編碼來提高系統(tǒng)性能。Turbo乘積碼(TPC)是一種結構簡單而且具有良好的誤碼率性能和完整的理論推導的編碼方法。在實際中得到廣泛的應用�，F(xiàn)在已經(jīng)有高性能的編譯碼芯片產(chǎn)品被廣泛的應用于通信、信息存儲等方面。但是由于技術的封鎖,國內(nèi)無法獲得高性能的Turbo編譯碼芯片。編譯碼芯片在工程中需要主控芯片的驅(qū)動,并為其分配相應的布線空間和I/O資源。因此以合理的算法為基礎,通過FPGA實現(xiàn)編譯碼系統(tǒng)可以節(jié)省資源,實現(xiàn)高速并行處理,而且具有良好的可移植性。本文從TPC的基本理論出發(fā),分別對傳統(tǒng)的理論進行分析,通過研究譯碼參數(shù)對譯碼輸出的影響。對現(xiàn)有的譯碼算法從邏輯設計的角度進行調(diào)整,主要目的是設計出譯碼速度高、性能穩(wěn)定以及資源占用小的編譯碼系統(tǒng)。并對TPC的主流譯碼算法進行以下研究:硬判決算法可以運用于特殊的單比特傳輸系統(tǒng),并且高信噪比條件下具有良好性能。在FPGA工程實現(xiàn)中,結構簡單、譯碼延時小、資源占用低等特點。在保留以上優(yōu)點的基礎上,采用錯誤圖樣調(diào)整并且迭代的方法提高誤碼率性能。本文通過Matlab仿真驗證算法性能,以及FPGA邏輯時序圖來進一步對算法進行實現(xiàn)以及結果驗證。在軟判決良好的誤碼率性能的基礎上,研究譯碼過程中影響譯碼速度和性能的參數(shù)。并通過Matlab進行仿真驗證。在盡可能不影響誤碼率性能的情況下,分別從數(shù)學計算、譯碼結構、譯碼參數(shù)以及譯碼流程上做出一定的調(diào)整。最終通過FPGA邏輯優(yōu)化實現(xiàn)高吞吐率、低資源占用有良好的可移植性的編譯碼系統(tǒng)設計。
[Abstract]:In communication systems, channel coding is usually used to improve system performance. Turbo product code (TPC) is a simple coding method with good BER performance and complete theoretical derivation. It is widely used in practice. Nowadays, high performance codec chips have been widely used in communication, information storage and so on. However, due to the blockage of technology, high performance Turbo codec chips can not be obtained in China. Code and decode chips need to be driven by the main control chip in the engineering, and the corresponding wiring space and I / O resources are assigned to them. Therefore, based on the reasonable algorithm, the system can save resources and achieve high speed parallel processing through FPGA, and it has good portability. Based on the basic theory of TPC, this paper analyzes the traditional theory, and studies the effect of decoding parameters on decoding output. The main purpose of adjusting the existing decoding algorithms from the point of view of logic design is to design a codec system with high decoding speed, stable performance and low resource consumption. The main decoding algorithms of TPC are studied as follows: the hard decision algorithm can be applied to special single-bit transmission systems and has good performance under the condition of high signal-to-noise ratio (SNR). In the implementation of FPGA, the structure is simple, the decoding delay is small and the resource is low. On the basis of preserving the above advantages, error pattern adjustment and iterative method are used to improve the bit error rate (BER) performance. In this paper, the performance of the algorithm is verified by Matlab simulation, as well as the FPGA logic sequence diagram to further implement the algorithm and verify the results. On the basis of soft decision with good BER performance, the parameters affecting decoding speed and performance in decoding process are studied. The simulation results are verified by Matlab. Under the condition that the BER performance is not affected as much as possible, some adjustments are made from mathematical calculation, decoding structure, decoding parameters and decoding flow. Finally, the design of code and decode system with high throughput and good portability is realized by FPGA logic optimization.
【學位授予單位】：哈爾濱工業(yè)大學
【學位級別】：碩士
【學位授予年份】：2017
【分類號】：TN911.22;TN791

【參考文獻】

相關期刊論文 前6條

1 黨小宇;陶靜;虞湘賓;楊鵬程;;一種低復雜度Turbo乘積碼自適應Chase譯碼算法[J];電子與信息學報;2014年03期

2 董政;鞏克現(xiàn);葛臨東;;低復雜度和低譯碼時延TPC迭代譯碼算法[J];四川大學學報(工程科學版);2012年02期

3 劉曉明;黃小平;;低復雜度的Turbo乘積碼迭代譯碼研究[J];計算機工程與應用;2011年31期

4 鐘志;張微微;單明廣;;一種TPC硬判決譯碼改進算法研究[J];哈爾濱工業(yè)大學學報;2011年05期

5 竇高奇;高俊;劉冰;;準循環(huán)LDPC碼快速編譯碼算法及DSP實現(xiàn)[J];解放軍理工大學學報(自然科學版);2008年04期

6 徐建武;王紅星;胡昊;;Turbo乘積碼技術及其性能研究[J];現(xiàn)代電子技術;2008年15期

相關碩士學位論文 前4條

1 范祥;兩種加權迭代譯碼算法研究及其應用[D];電子科技大學;2012年

2 王福剛;Turbo乘積碼編譯碼算法研究及其DSP實現(xiàn)[D];電子科技大學;2011年

3 盧磊;TPC編譯碼的技術研究及其FPGA實現(xiàn)[D];哈爾濱工業(yè)大學;2010年

4 戰(zhàn)偉東;Turbo乘積碼編譯碼算法研究及其FPGA實現(xiàn)[D];哈爾濱工業(yè)大學;2009年

，

本文編號：2199385