高階掩碼防護(hù)的設(shè)計(jì)實(shí)現(xiàn)安全性研究
[Abstract]:Since the mask countermeasure scheme was put forward, the security and generality of the scheme have been improved from the first order confrontation to the high order confrontation. The earliest first-order masking scheme is mainly aimed at DES algorithm, while the later first-order masking scheme mostly takes AES as the protection target, and aims at different hardware and software platforms, and reduces the time and space consumption continuously at the same time. While pursuing higher security, high-order mask schemes are also developing towards generalization. The main work is to design a generic S-box mask scheme to ensure that it can be applied to any S-box design and can resist any side channel attack. High-order masking schemes have been widely accepted as an algorithm-level proof-safe side channel protection method. The theoretical security proof represented by the ISW security framework and the arbitrary order masking schemes under this framework have emerged. However, for side channel analysis, the security of cryptographic algorithm design and implementation can not only be based on algorithm security, aiming at the gap between the theoretical security and practical security of this scheme. Roche and Prouff proposed a hardware-oriented security mask scheme in 2011, but this scheme can not be applied to the existing high-order mask design. It is only a hardware-level security implementation of the RivP scheme proposed by Rivain and Prouff on CHES2010. At the same time, taking the implementation of the d order secure finite field multiplication as an example, the number of times of performing the addition and multiplication needs to be increased from O (dt2) to O (df3), which has a great impact on the execution efficiency due to the increase of design resources. The practicability of the scheme is reduced. On an efficient and secure hardware design platform, firstly, the author analyzes that glitch caused by different delay may leak sensitive information. Compared with combinational logic design, the circuit in sequential design does not produce reduced order leakage. In addition to the existing glitch leaks, there are also leaks related to the hardware design structure. From the point of view of the cipher chip designer, the author analyzes the different hardware design structures of the key components in the masking scheme. The author uses mutual information method to analyze the security problems caused by concurrent design and proves theoretically the hidden danger of concurrent design. On the basis of finding out the hidden trouble of masking design, the safety and light safety design suggestions are given. Finally, the security of hardware design of high-order masking scheme under different design structures is compared through experiments, which proves that the experimental results are consistent with the theoretical research conclusions.
【作者單位】: 武漢大學(xué)計(jì)算機(jī)學(xué)院;電力芯片設(shè)計(jì)分析國(guó)家電網(wǎng)公司重點(diǎn)實(shí)驗(yàn)室;國(guó)網(wǎng)新疆電力公司檢修公司;
【基金】:國(guó)家自然科學(xué)基金(61472292,61332019) 國(guó)家“九七三”重點(diǎn)基礎(chǔ)研究發(fā)展規(guī)劃項(xiàng)目基金(2014CB340601) 面向智能電網(wǎng)新一代高速高等級(jí)安全芯片關(guān)鍵技術(shù)研究(526816160015)資助~~
【分類號(hào)】:TP309
【相似文獻(xiàn)】
相關(guān)期刊論文 前10條
1 張榮,鄭浩然,黃國(guó)銳,王煦法;基于掩碼技術(shù)的進(jìn)化加速算法[J];計(jì)算機(jī)工程;2005年01期
2 唐明;王欣;李延斌;向?yàn)t;邱鎮(zhèn)龍;張煥國(guó);;針對(duì)輕量化掩碼方案的功耗分析方法[J];密碼學(xué)報(bào);2014年01期
3 張秋花;萬(wàn)燕;姚礪;曾培峰;吳雄英;;基于二分法的纖維掩碼閾值的計(jì)算[J];上海工程技術(shù)大學(xué)學(xué)報(bào);2007年03期
4 潘東梅;;Access中使用輸入掩碼控制數(shù)據(jù)輸入格式的方法[J];福建電腦;2011年08期
5 高燕燕;;淺談Access中的輸入掩碼的應(yīng)用[J];東方企業(yè)文化;2011年22期
6 ;Access掩碼:是否保存字面值?[J];個(gè)人電腦;2000年03期
7 張曉;李菁;張俊彥;;基于安全芯片的AES算法掩碼方案研究[J];硅谷;2013年13期
8 王創(chuàng)偉;張西紅;李永浩;席偉;;基于時(shí)間延遲和掩碼的抗DPA方法研究[J];計(jì)算機(jī)測(cè)量與控制;2011年11期
9 王安;于艷艷;陳曼;王小妹;張國(guó)雙;;對(duì)一種縱向重用型AES掩碼的能量分析攻擊[J];密碼學(xué)報(bào);2014年01期
10 陳純毅;楊華民;李文輝;蔣振剛;;基于環(huán)境遮擋掩碼的物理正確柔和陰影繪制算法[J];吉林大學(xué)學(xué)報(bào)(工學(xué)版);2012年04期
相關(guān)會(huì)議論文 前4條
1 文曉陽(yáng);高能;荊繼武;;論壇驗(yàn)證碼技術(shù)的安全性分析[A];全國(guó)計(jì)算機(jī)安全學(xué)術(shù)交流會(huì)論文集(第二十二卷)[C];2007年
2 林曦;高文建;何朝陽(yáng);薛峰;許劍冰;徐泰山;薛禹勝;汪磊;;廣西電網(wǎng)在線動(dòng)態(tài)安全性分析系統(tǒng)[A];第三屆廣西青年學(xué)術(shù)年會(huì)論文集(自然科學(xué)篇)[C];2004年
3 林曦;高文建;何朝陽(yáng);薛峰;許劍冰;徐泰山;薛禹勝;汪磊;;廣西電網(wǎng)在線動(dòng)態(tài)安全性分析系統(tǒng)[A];廣西電機(jī)工程學(xué)會(huì)第八屆青年學(xué)術(shù)年會(huì)論文集[C];2004年
4 房其敏;金茂順;;DPS6 GOOS6 MOD 400操作系統(tǒng)安全性分析和改進(jìn)設(shè)想[A];第二次計(jì)算機(jī)安全技術(shù)交流會(huì)論文集[C];1987年
相關(guān)博士學(xué)位論文 前1條
1 張?jiān)?安卓平臺(tái)安全性增強(qiáng)關(guān)鍵技術(shù)的研究[D];復(fù)旦大學(xué);2014年
相關(guān)碩士學(xué)位論文 前10條
1 雷佳豪;基于位掩碼規(guī)則的并行包分類算法研究[D];國(guó)防科學(xué)技術(shù)大學(xué);2014年
2 張秋花;纖維圖像掩碼提取算法的研究[D];東華大學(xué);2008年
3 徐佩;智能卡AES加密模塊抗側(cè)信道攻擊掩碼技術(shù)研究與實(shí)現(xiàn)[D];重慶大學(xué);2015年
4 劉海清;基于隨機(jī)掩碼的AES算法抗DPA攻擊硬件實(shí)現(xiàn)[D];國(guó)防科學(xué)技術(shù)大學(xué);2008年
5 牛磊;云存儲(chǔ)中數(shù)據(jù)審計(jì)協(xié)議的分析與設(shè)計(jì)[D];電子科技大學(xué);2014年
6 孫健;基于AADL的綜合航電系統(tǒng)資源配置安全性分析與驗(yàn)證[D];南京航空航天大學(xué);2016年
7 范波;基于ECC的AMI通信快速安全性研究[D];南華大學(xué);2016年
8 阮晨暉;區(qū)域PACS安全性的分析與實(shí)現(xiàn)[D];上海交通大學(xué);2015年
9 張豐;電子商務(wù)支付模型的安全性研究[D];上海交通大學(xué);2015年
10 孫森;信息隱藏的應(yīng)用及其安全性研究[D];西安電子科技大學(xué);2015年
,本文編號(hào):2301680
本文鏈接:http://sikaile.net/kejilunwen/ruanjiangongchenglunwen/2301680.html