【摘要】：波束形成是陣列信號處理過程的一個重要步驟，通過對接收的陣列數(shù)據(jù)進行線性組合處理得到指向某個方向的最大波束輸出。波束形成器的性能對聲納、雷達等系統(tǒng)定位精度、處理能力和抗干擾能力等具有關(guān)鍵作用。本論文針對成像聲納系統(tǒng)中波束形成器的關(guān)鍵部件——FFT處理器的功能特性，深入分析了FFT算法流程，引入CORDIC算法簡化復數(shù)乘法操作，基于FPGA平臺設(shè)計實現(xiàn)了FFT處理器。經(jīng)過時序仿真和硬件測試，運行速度達到90MHz，處理速度快，運算精度高，滿足了成像聲納系統(tǒng)的需求。 論文分析了CORDIC算法及基2、基4時域FFT算法的基本原理和流程。將CORDIC算法和基4時域FFT算法結(jié)合起來，采用流水線技術(shù)，，設(shè)計并實現(xiàn)了基于CORDIC的FFT處理器。該FFT處理器使用5級蝶形算法，各級蝶形算法之間構(gòu)成流水線結(jié)構(gòu)，能夠完成1024點的FFT運算。 為了滿足成像聲納系統(tǒng)可靠性需求，應用基于VMM的功能驗證技術(shù)，搭建分層次、可重用、自動化的功能驗證平臺。對所設(shè)計的FFT處理器進行了較為完備的功能驗證，完成了FFT處理器的系統(tǒng)級驗證工作，代碼行覆蓋率達到100%，條件覆蓋率達到96.34%，狀態(tài)機覆蓋率達到100%，綜合評分達到97.67%，提高了FFT處理器的可靠性。
文內(nèi)圖片：
圖片說明：驗證方法舉例
[Abstract]:Beamforming is an important step in the process of array signal processing. The maximum beam output pointing to a certain direction is obtained by linear combination of the received array data. The performance of beamformer plays a key role in the positioning accuracy, processing ability and anti-interference ability of Sonar, radar and other systems. In this paper, according to the functional characteristics of FFT processor, which is the key component of beamformer in imaging Sonar system, the FFT algorithm flow is deeply analyzed, the CORDIC algorithm is introduced to simplify the complex multiplication operation, and the FFT processor is designed and implemented based on FPGA platform. Through time sequence simulation and hardware test, the running speed reaches 90MHz, the processing speed is fast and the operation precision is high, which meets the requirements of imaging Sonar system. In this paper, the basic principle and flow chart of CORDIC algorithm and base 2, base 4 time domain FFT algorithm are analyzed. Combining CORDIC algorithm with base 4 time domain FFT algorithm, a FFT processor based on CORDIC is designed and implemented by using pipeline technology. The FFT processor uses 5-level butterfly algorithm, and the pipeline structure is formed between the butterfly algorithms at all levels, which can complete the FFT operation of 1024 points. In order to meet the reliability requirements of imaging Sonar system, the functional verification technology based on VMM is applied to build a hierarchical, reusable and automatic functional verification platform. The designed FFT processor is verified by a more complete function, and the system-level verification of FFT processor is completed. The code line coverage is 100%, the conditional coverage is 96.34%, the state machine coverage is 100%, and the comprehensive score is 97. 67%. The reliability of FFT processor is improved.
【學位授予單位】：哈爾濱工程大學
【學位級別】：碩士
【學位授予年份】：2013
【分類號】：TP332

【參考文獻】

相關(guān)期刊論文 前10條

1 石晶林,韓月秋;面向VLSI實現(xiàn)三角函數(shù)求解算法[J];北京理工大學學報;1999年06期

2 甘露,吳國綱,徐政五,楊蕓霞,陳曉旭;改進型MVR-CORDIC算法研究[J];電子科技大學學報;2004年05期

3 閻嘯;秦開宇;高援開;吳紹煒;;基于CORDIC算法的頻譜分析技術(shù)研究[J];電子科技大學學報;2006年03期

4 李滔,韓月秋;基于流水線CORDIC算法的三角函數(shù)發(fā)生器[J];電子技術(shù)應用;1999年06期

5 張曉彤;辛茹;王沁;李涵;;基于改進混合式CORDIC算法的直接數(shù)字頻率合成器設(shè)計[J];電子學報;2008年06期

6 張珩;沈海華;;龍芯2號微處理器的功能驗證[J];計算機研究與發(fā)展;2006年06期

7 牟勝梅;楊曉東;;擴展因子預編碼的兩階段CORDIC旋轉(zhuǎn)算法2S-PCS[J];計算機學報;2011年04期

8 江龍;馬琪;;基于事務(wù)的功能驗證方法及其在設(shè)計驗證中的運用[J];計算機與現(xiàn)代化;2008年10期

9 韓芳,初建朋,賴宗聲;一種CORDIC算法的精度分析及其在FFT設(shè)計中的應用[J];微電子學與計算機;2004年07期

10 羅春,楊軍,凌明;基于遺傳算法和覆蓋率驅(qū)動的功能驗證向量自動生成算法[J];應用科學學報;2005年04期

本文編號：2510292