中小規(guī)模嵌入式EEPROM IP設(shè)計(jì)
[Abstract]:Since the beginning of the 21st century, there are more and more kinds of portable consumer electronics, and new varieties of semiconductor memory are also emerging. Among them, non-volatile semiconductor memory has become the mainstream because it is more advanced and suitable for the development of the times. EEPROM memory (Electrically ErasableProgrammable Read-Only Memory) is the representative of EEPROM. EEPROM uses single power supply and is very convenient to use. EEPROM is widely used in embedded IC card market and communication system. The main work of this paper is to realize the design of reusable small and medium-sized EEPROM IP. Firstly, the working principle of EEPROM memory is studied, and the key technologies such as reference voltage source, charge pump, sensitive amplifier, EEPROM Cell unit and so on are studied. The digital circuit modules such as EEPROM storage array, address decoding, column address decoding, sequential circuit, data register, address register and analog circuit modules such as high voltage generation circuit and sensitive amplifier circuit are designed and simulated by using Virtuoso platform of Cadence Company. In this paper, the top-down scheme of each circuit is designed first, and combined with the experience of analog and digital circuit design accumulated in the laboratory for many years, the circuit level design of 1K EEPROM IP memory is completed, and the physical layout of some key circuit modules is designed. In this paper, CSMC (China Resources Shanghua) 0.5 渭 m CMOS process is used in the design. The high voltage generation circuit can generate a stable voltage of 20V, the boost time is about 220 渭 s, and the working high voltage can be achieved quickly.
【學(xué)位授予單位】:哈爾濱工業(yè)大學(xué)
【學(xué)位級(jí)別】:碩士
【學(xué)位授予年份】:2013
【分類號(hào)】:TP333
【參考文獻(xiàn)】
相關(guān)期刊論文 前10條
1 姚亞峰;陳建文;黃載祿;;嵌入式系統(tǒng)中EEPROM接口及控制電路設(shè)計(jì)[J];半導(dǎo)體技術(shù);2007年04期
2 程兆賢;戴宇杰;張小興;呂英杰;樊勃;;RFID中EEPROM時(shí)序及控制電路設(shè)計(jì)[J];微納電子技術(shù);2008年11期
3 洪志良,韓興成,李興仁,付志軍,黃震,束克留;電可擦除存儲(chǔ)器單元的模型[J];半導(dǎo)體學(xué)報(bào);1999年09期
4 黃飛鴻,鄭國(guó)祥,吳瑞;雙層多晶硅FLOTOX EEPROM特性的模擬和驗(yàn)證[J];半導(dǎo)體學(xué)報(bào);2003年06期
5 周昕杰;李蕾蕾;徐睿;于宗光;;深亞微米工藝EEPROM單元加固設(shè)計(jì)及輻照性能[J];東南大學(xué)學(xué)報(bào)(自然科學(xué)版);2011年03期
6 杜支華;陶宇峰;王曉玲;陳芳;;64kB電可擦除只讀存儲(chǔ)器研究與設(shè)計(jì)[J];電子與封裝;2009年03期
7 趙力;田海燕;周昕杰;;EEPROM單元抗輻射版圖設(shè)計(jì)技術(shù)[J];電子與封裝;2010年05期
8 廖專崇 ,黃俊義;存儲(chǔ)技術(shù)的現(xiàn)狀與未來(lái)[J];電子產(chǎn)品世界;2004年Z1期
9 邵虞;;半導(dǎo)體存儲(chǔ)器期待再創(chuàng)輝煌[J];電子產(chǎn)品世界;2007年05期
10 于宗光,許居衍,魏同立;EEPROM單元結(jié)構(gòu)的變革及發(fā)展方向[J];固體電子學(xué)研究與進(jìn)展;1996年03期
相關(guān)碩士學(xué)位論文 前9條
1 王藝燃;一種應(yīng)用于DSP的Flash存儲(chǔ)器研究與設(shè)計(jì)[D];江南大學(xué);2010年
2 李德;一款適用于RFID標(biāo)簽芯片的 512bit EEPROM優(yōu)化設(shè)計(jì)[D];天津大學(xué);2012年
3 吳昊;半導(dǎo)體存儲(chǔ)器設(shè)計(jì)與實(shí)現(xiàn)[D];哈爾濱工業(yè)大學(xué);2006年
4 張帆;適用于RFID標(biāo)簽芯片的EEPROM的優(yōu)化設(shè)計(jì)與實(shí)現(xiàn)[D];華中科技大學(xué);2007年
5 馬繼榮;RFID CMOS標(biāo)簽中部分關(guān)鍵電路研究[D];清華大學(xué);2007年
6 陳瑞欣;0.18um低功耗串行EEPROM IP設(shè)計(jì)[D];復(fù)旦大學(xué);2008年
7 馬飛;基于標(biāo)準(zhǔn)CMOS工藝的OTP存儲(chǔ)器的設(shè)計(jì)與研究[D];西安電子科技大學(xué);2009年
8 余瓊;用于浮柵存儲(chǔ)器的電荷泵系統(tǒng)設(shè)計(jì)[D];華中科技大學(xué);2008年
9 黃科杰;基于標(biāo)準(zhǔn)CMOS工藝的非易失性存儲(chǔ)器的研究[D];浙江大學(xué);2006年
,本文編號(hào):2503905
本文鏈接:http://sikaile.net/kejilunwen/jisuanjikexuelunwen/2503905.html