【摘要】：本文研究的是基于PowerPC體系結構超標量X型微處理器中的整數(shù)運算單元。整數(shù)運算單元是X型微處理器的核心單元，承擔起整個芯片關于整數(shù)的加法、乘法、除法和邏輯的運算。因而對整數(shù)運算單元的研究與設計有相當重要的意義。 本文重點研究和設計整數(shù)運算單元的加法器、乘法器和除法器。加法器采用的是改進型超前進位加法器的設計，采用組內串行進位，組間并行求得進位的方法，實現(xiàn)了兩個32位整數(shù)的相加，并對進位和求 和‖的電路進行了優(yōu)化；乘法器采用的是改進型的Booth編碼乘法器設計，采用的是基為4的Booth編碼，并對產生的部分積，采用改進型的華萊士樹進行壓縮，并采用反饋電路將每個周期得到的部分積迭代相加，極大加快了運算的速度，優(yōu)化了電路；除法器采用的是基為4的不恢復余數(shù)除法器設計，每個周期處理整數(shù)的兩位相除，通過20個周期循環(huán)完成兩位32位整數(shù)的除法，在求 商‖的電路實現(xiàn)上進行了適當?shù)膬?yōu)化，加快了異號相除得到的商的修正運算，在整個除法的電路上，采用循環(huán)電路的設計，雖然增加了運算時間，但節(jié)省了大量面積和成本。 本文最后，對整數(shù)運算單元的加法器、除法器和乘法器，，進行了模塊級和系統(tǒng)級的驗證，經(jīng)過對比驗證，所設計的部分，通過了前仿和后仿，在論文的第五章，給出了最終得到的設計版圖。
[Abstract]:In this paper, the integer operation unit in superscalar X microprocessor based on PowerPC architecture is studied. Integer operation unit is the core unit of type X microprocessor, which undertakes the addition, multiplication, division and logic operation of integer in the whole chip. Therefore, it is of great significance to study and design integer operation units. In this paper, the adders, multiplier and divider of integer operation unit are studied and designed. The additive adopts the design of the improved advanced carry adder, adopts the method of serial carry in the group and gets the carry in parallel between the two groups, realizes the addition of two 32-bit integers, and optimizes the circuit of carry sum and sum. The multiplier adopts the improved Booth coding multiplier design, uses the base 4 Booth coding, and uses the improved Wallace tree to compress the generated partial product. The feedback circuit is used to add the partial product of each cycle, which greatly accelerates the operation speed and optimizes the circuit. The divider adopts the design of non-recovery remainder divider based on 4, which processes the division of two bits of integers in each cycle, and completes the division of two-bit 32-bit integers through 20 cycle cycles. The circuit realization of the quotient is properly optimized. The correction operation of quotient obtained by different sign division is speeded up. In the whole division circuit, the design of cyclic circuit is adopted, although the operation time is increased, but a lot of area and cost are saved. At the end of this paper, the adders, dividers and multiplier of integer operation unit are verified at module level and system level. after comparison and verification, the designed part passes through front imitation and post imitation, in the fifth chapter of the paper, The final design layout is given.
【學位授予單位】：西安電子科技大學
【學位級別】：碩士
【學位授予年份】：2013
【分類號】：TP332.2;TN402

【參考文獻】

相關期刊論文 前6條

1 黃舒懷,蔡敏;超前進位加法器的一種優(yōu)化設計[J];半導體技術;2004年08期

2 王仁平;何明華;陳傳東;戴惠明;黃揚國;;64位超前進位對數(shù)加法器的設計與優(yōu)化[J];半導體技術;2010年11期

3 俞建新;PowerPC發(fā)展綜述[J];工業(yè)控制計算機;2000年02期

4 晏伯武;張兆春;;微電子技術發(fā)展和展望[J];艦船電子工程;2007年05期

5 李駿,許稼,彭應寧,王秀壇;PowerPC處理器優(yōu)勢及其應用研究[J];微計算機信息;2005年19期

6 蔡e

本文編號：2491895