【摘要】：在飛行器的遙測(cè)試驗(yàn)中,我們通常使用數(shù)據(jù)記錄器對(duì)飛行器的工作狀態(tài)參數(shù)進(jìn)行記錄,在飛行器落地后,我們將采集到的數(shù)據(jù)上傳至計(jì)算機(jī),用于分析數(shù)據(jù)和改進(jìn)飛行器的設(shè)計(jì)。每一次飛行試驗(yàn)都會(huì)耗資巨大,為了保證數(shù)據(jù)記錄器工作的可靠性,我們需要在它出廠前進(jìn)行多次嚴(yán)格、全面的性能測(cè)試�；趯�(duì)數(shù)據(jù)記錄器性能的測(cè)試,設(shè)計(jì)了地面信號(hào)測(cè)試臺(tái),由于兩者在接口上屬于對(duì)應(yīng)的關(guān)系,因此數(shù)據(jù)記錄器和測(cè)試臺(tái)應(yīng)該共同開(kāi)發(fā),兩者共同構(gòu)成了單元測(cè)試系統(tǒng)。由于數(shù)據(jù)記錄器需要在高溫高壓的工作狀態(tài)下準(zhǔn)確的記錄信息,因此設(shè)計(jì)了以nand flash為存儲(chǔ)介質(zhì)的雙備份存儲(chǔ)電路,并分別通過(guò)緩存設(shè)計(jì)、糾錯(cuò)設(shè)計(jì)、均衡損耗設(shè)計(jì)和壞塊管理來(lái)實(shí)現(xiàn)nand flash的控制優(yōu)化設(shè)計(jì)。為了驗(yàn)證數(shù)據(jù)記錄器采集模式的功能性,測(cè)試臺(tái)模擬外界信號(hào)向數(shù)據(jù)記錄器發(fā)送模擬量信號(hào)和PCM數(shù)據(jù)流,記錄器將模擬量信號(hào)通過(guò)AD轉(zhuǎn)換后,與PCM數(shù)據(jù)以一定的格式進(jìn)行混合編幀,并行存入到兩片nand flash中。在數(shù)據(jù)記錄器的工作過(guò)程中,還會(huì)有一路RS-422信號(hào),實(shí)時(shí)反饋數(shù)據(jù)記錄器內(nèi)部的工作狀態(tài),方便了我們對(duì)它狀態(tài)的了解。記錄器的下載模式由一路RS-422指令接口和一路LVDS下載接口構(gòu)成,測(cè)試臺(tái)發(fā)送完下載命令后,根據(jù)內(nèi)部緩存的半滿(mǎn)標(biāo)志來(lái)向記錄器發(fā)送忙閑狀態(tài),記錄器根據(jù)接收到的狀態(tài)信息控制數(shù)據(jù)的發(fā)送。下載數(shù)據(jù)采用8B/10B編碼,并使用驅(qū)動(dòng)芯片,實(shí)現(xiàn)了數(shù)據(jù)的長(zhǎng)線傳輸。由于在以往的設(shè)計(jì)中,數(shù)據(jù)下載的速度較慢且較為固定,因此使用這種具有自適應(yīng)下載控制的設(shè)計(jì)提升了測(cè)試臺(tái)接收數(shù)據(jù)的速度,為單元測(cè)試節(jié)省了寶貴的時(shí)間。本文針對(duì)數(shù)據(jù)記錄器的兩種工作模式的關(guān)鍵技術(shù)進(jìn)行了研究,并分別對(duì)采集存儲(chǔ)模式和下載模式進(jìn)行了大量的測(cè)試,測(cè)試結(jié)果表明在單元測(cè)試過(guò)程中數(shù)據(jù)沒(méi)有出現(xiàn)誤碼和丟數(shù),數(shù)據(jù)記錄器工作穩(wěn)定可靠,設(shè)計(jì)具有可行性。
[Abstract]:In the telemetry test of an aircraft, we typically use a data logger to record the status of the aircraft's working state parameters, and upon landing of the aircraft, we upload the acquired data to the computer for analysis of data and to improve the design of the aircraft. Every flight test will cost a lot. In order to ensure the reliability of the data recorder's work, we need to carry out a number of rigorous and comprehensive performance tests before it is delivered. Based on the test of the performance of the data recorder, the ground signal test board is designed, and the data logger and the test bench should be developed together because of the corresponding relationship between the two interfaces, which together form the unit test system. Because the data recorder needs to record the information accurately under the high-temperature and high-pressure working condition, the dual-backup storage circuit with nand flash as the storage medium is designed, and the control and optimization design of the nand flash is realized through the buffer design, the error correction design, the equalization loss design and the bad block management, respectively. In order to verify the functionality of the data recorder acquisition mode, the test bench simulates the external signal to send the analog signal and the PCM data stream to the data recorder, and the recorder then mixes the analog signal with the PCM data in a certain format after the analog signal is converted by the AD, and stores the analog signal in two pieces of nand flash in parallel. During the operation of the data recorder, there is also one path of the RS-422 signal, the working state of the real-time feedback data recorder is feedback, and the understanding of the state of the data recorder is facilitated. And the recorder sends a busy state to the recorder according to the semi-full flag of the internal buffer after the test board sends the download command, and the recorder controls the transmission of the control data according to the received state information. The download data is coded by 8B/ 10B, and the drive chip is used to realize the long-line transmission of data. Since the speed of data download is slow and fixed in the past design, the use of this design with adaptive download control improves the speed of data reception by the test table, and saves valuable time for unit test. In this paper, the key technologies of the two working modes of the data recorder are studied, and a lot of tests are carried out on the acquisition and storage mode and the download mode. The test results show that the data has no error and loss in the unit test process, and the data recorder is stable and reliable. The design is feasible.
【學(xué)位授予單位】：中北大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2017
【分類(lèi)號(hào)】：V217;TP333

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 邢旺;郁聰沖;;數(shù)據(jù)記錄器中NAND Flash的壞塊管理方法[J];艦船電子工程;2016年08期

2 郭虎鋒;陳香香;李楠;;基于LVDS總線和8b/10b編碼技術(shù)的高速遠(yuǎn)距離傳輸設(shè)計(jì)[J];自動(dòng)化與儀表;2015年05期

3 楊佩;張麗娜;張洵穎;龔龍慶;孟中峰;;LVDS中8B/10B編碼解碼器的設(shè)計(jì)與實(shí)現(xiàn)[J];微電子學(xué)與計(jì)算機(jī);2014年05期

4 馬志剛;劉文怡;凌偉;;基于PCI和LVDS的高速數(shù)據(jù)存儲(chǔ)系統(tǒng)的設(shè)計(jì)[J];電子技術(shù)應(yīng)用;2014年04期

5 李澤明;楊燕姣;張會(huì)新;;一種Nand Flash ECC校驗(yàn)設(shè)計(jì)及FPGA實(shí)現(xiàn)[J];電視技術(shù);2013年17期

6 甄國(guó)涌;單彥虎;;彈載固態(tài)記錄器高速存儲(chǔ)體系結(jié)構(gòu)設(shè)計(jì)[J];計(jì)算機(jī)工程;2013年03期

7 劉泳銳;張彥軍;劉龍飛;雷建勝;;8b/10b編碼實(shí)現(xiàn)LVDS交流耦合傳輸中的直流平衡[J];科學(xué)技術(shù)與工程;2012年35期

8 李進(jìn);金龍旭;李國(guó)寧;張珂;傅瑤;朱鵬;;ECC嵌入BCH碼的NAND閃存糾錯(cuò)算法[J];哈爾濱工程大學(xué)學(xué)報(bào);2012年11期

9 邢開(kāi)宇;曹曉曼;方火能;;基于FPGA和NAND Flash的存儲(chǔ)器ECC設(shè)計(jì)與實(shí)現(xiàn)[J];電子科技;2012年10期

10 張博;段哲民;;基于FPGA的數(shù)據(jù)采集系統(tǒng)設(shè)計(jì)[J];電子設(shè)計(jì)工程;2012年07期

，

本文編號(hào)：2451475