基于AER的PCI Express總線故障注入工具研究
[Abstract]:With the development of information technology, computer system is more and more integrated into all fields of national economy, and people rely on computer system day by day. Especially in the key areas of the national economy, such as military, finance, telecommunications, aviation and aerospace, not only must computer systems have strong computing power, The most reliable. PCI Express is the latest bus and interface standard proposed by Intel, which represents the third generation I / O interface standard. Its main advantage is that the data transmission rate is high, and there is still considerable room for development. In addition, the bandwidth selection flexibility is high, and the adaptability of .PCI Express bus is widely used in modern computers, especially in the I / O systems of high-end fault-tolerant computers. The network service and storage service provided by high-end fault-tolerant computer system depend on the reliability of PCI Express bus. It is a very important link for high-end fault-tolerant computer system to provide reliable service. In order to evaluate the reliability of PCI Express fault-tolerant mechanism of computer, this paper studies the working principle of PCI Express bus fault injection tool based on hardware, and designs and implements PCI Express bus test suite. The test suite is used to test a high-end fault-tolerant computer made in China, which provides several suggestions for improvement of the computer system. In addition, this paper designs and implements the PCI Express bus fault injection tool based on Linux kernel AER driver by studying the fault detection and fault handling mechanism of PCI Express bus, and tests it on HP Proliant ML150G6 server. The validity of the fault injection tool is verified and the fault-tolerant mechanism of the PCI Express bus software layer of the server is analyzed according to the test results. The implementation of this tool makes up for the deficiency that the hardware-based PCI Express bus fault injection tool is only suitable for evaluating the fault-tolerant mechanism of the PCI Express hardware layer, and the two tools cooperate with each other. It can comprehensively evaluate the fault tolerance of computer system software and hardware to PCI Express bus fault.
【學(xué)位授予單位】:哈爾濱工業(yè)大學(xué)
【學(xué)位級(jí)別】:碩士
【學(xué)位授予年份】:2012
【分類(lèi)號(hào)】:TP302.8
【參考文獻(xiàn)】
相關(guān)期刊論文 前10條
1 劉福華;;容錯(cuò)技術(shù)與自動(dòng)變速控制[J];重慶科技學(xué)院學(xué)報(bào)(自然科學(xué)版);2007年02期
2 李洪超;;計(jì)算機(jī)系統(tǒng)的容錯(cuò)技術(shù)方法[J];單片機(jī)與嵌入式系統(tǒng)應(yīng)用;2010年11期
3 徐和平;何強(qiáng);;聯(lián)鎖控制系統(tǒng)中的容錯(cuò)技術(shù)[J];川化;2005年02期
4 胡謀;;計(jì)算機(jī)容錯(cuò)技術(shù)及其展望[J];電子技術(shù);1992年08期
5 李明;李霞;周軼男;;基于MPC8548嵌入式系統(tǒng)PCI-Express設(shè)備驅(qū)動(dòng)開(kāi)發(fā)[J];電子技術(shù);2011年01期
6 張偉棟;劉志敏;;基于PowerPC8640的PCI-E總線接口設(shè)計(jì)[J];航空計(jì)算技術(shù);2011年03期
7 陸陽(yáng);王強(qiáng);張本宏;諸葛戰(zhàn)斌;;計(jì)算機(jī)系統(tǒng)容錯(cuò)技術(shù)研究[J];計(jì)算機(jī)工程;2010年13期
8 寧新建;;航空火控計(jì)算機(jī)的容錯(cuò)技術(shù)分析[J];計(jì)算機(jī)與網(wǎng)絡(luò);2010年17期
9 王蓮;徐萍;劉斌;;BIT驗(yàn)證中1553B總線故障注入設(shè)備的設(shè)計(jì)與實(shí)現(xiàn)[J];計(jì)算機(jī)測(cè)量與控制;2011年12期
10 劉逢清;;容錯(cuò)計(jì)算機(jī)系統(tǒng)的可靠性建模和分布式仿真[J];南京郵電大學(xué)學(xué)報(bào)(自然科學(xué)版);2008年05期
,本文編號(hào):2140148
本文鏈接:http://sikaile.net/kejilunwen/jisuanjikexuelunwen/2140148.html