基于ARM11嵌入式技術(shù)的測(cè)速雷達(dá)實(shí)時(shí)處理系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)
本文選題:ARM11 + FPGA; 參考:《南京理工大學(xué)》2013年碩士論文
【摘要】:當(dāng)前,速度測(cè)量設(shè)備日新月異,而測(cè)速雷達(dá)實(shí)時(shí)處理系統(tǒng)作為測(cè)速系統(tǒng)中的核心設(shè)各之一也有了巨大的進(jìn)步,研發(fā)實(shí)時(shí)處理系統(tǒng)對(duì)于我們國(guó)家測(cè)速設(shè)備的更新?lián)Q代有著十分重要的戰(zhàn)略意義。 近幾年來(lái),以ARM為代表的嵌入式系統(tǒng)快速發(fā)展,產(chǎn)生了大量高性能的應(yīng)用,而同時(shí)FPGA性?xún)r(jià)比不斷提高,使得基于FPGA的應(yīng)用越來(lái)越廣泛。 本課題針對(duì)目前測(cè)速設(shè)備中實(shí)時(shí)信號(hào)處理系統(tǒng)實(shí)時(shí)性能較差、功耗高、價(jià)格昂貴等問(wèn)題,提出了一種利用ARM11嵌入式技術(shù)與FPGA數(shù)字信號(hào)處理技術(shù)相結(jié)合的方案。這種方案以ARM11為核心,以FPGA為信號(hào)處理芯片,采用的軟件操作系統(tǒng)為嵌入式Linux操作系統(tǒng)。本課題主要完成了如下工作:系統(tǒng)硬件電路的設(shè)計(jì)與實(shí)現(xiàn);實(shí)時(shí)數(shù)字信號(hào)處理的FPGA實(shí)現(xiàn);嵌入式Linux的移植;ARM11與FPGA的接口驅(qū)動(dòng)程序的設(shè)計(jì)與開(kāi)發(fā);功率譜分析應(yīng)用程序的設(shè)計(jì);Qt平臺(tái)上的應(yīng)用程序的設(shè)計(jì);系統(tǒng)測(cè)試結(jié)果的誤差分析。 通過(guò)對(duì)各個(gè)模塊和系統(tǒng)的反復(fù)調(diào)試與不斷改進(jìn),最后成功完成了一個(gè)性能比較理想,各個(gè)參數(shù)符合要求的測(cè)速雷達(dá)實(shí)時(shí)處理系統(tǒng)。
[Abstract]:At present, the speed measuring equipment is changing with each passing day, and the real-time processing system of the speed measuring radar has made great progress as one of the core equipments of the velocity measurement system. The research and development of real-time processing system is of great strategic significance for the upgrading of speed measuring equipment in our country. In recent years, with the rapid development of arm embedded system, a large number of high-performance applications have been produced. At the same time, the performance and price ratio of FPGA has been improved constantly, which makes the application based on FPGA more and more extensive. Aiming at the problems of poor real-time performance, high power consumption and high price in the real-time signal processing system of speed measuring equipment, this paper proposes a scheme combining ARM11 embedded technology with FPGA digital signal processing technology. This scheme takes ARM11 as the core, FPGA as the signal processing chip and the software operating system as embedded Linux operating system. The main work of this thesis is as follows: the design and implementation of the hardware circuit of the system, the FPGA implementation of real-time digital signal processing, the design and development of the interface driver of embedded Linux transplanting ARM11 and FPGA, the design of power spectrum analysis application program. QT platform application program design; system test results error analysis. Through the repeated debugging and continuous improvement of each module and system, a real-time processing system of speed measuring radar with satisfactory performance and various parameters is successfully completed.
【學(xué)位授予單位】:南京理工大學(xué)
【學(xué)位級(jí)別】:碩士
【學(xué)位授予年份】:2013
【分類(lèi)號(hào)】:TN957.52;TP368.12
【參考文獻(xiàn)】
相關(guān)期刊論文 前9條
1 馬玲,蔡征宇,程風(fēng)雷,朱洪;毫米波測(cè)速雷達(dá)的測(cè)速原理[J];彈道學(xué)報(bào);2003年04期
2 陳啟美,王剛,丁傳鎖,陳鎖柱;USB技術(shù)概況[J];電力自動(dòng)化設(shè)備;2001年02期
3 楊麗娟,張白樺,葉旭楨;快速傅里葉變換FFT及其應(yīng)用[J];光電工程;2004年S1期
4 邱景榮;隨機(jī)誤差和系統(tǒng)誤差新定義詮釋[J];中國(guó)計(jì)量;2001年01期
5 鄭巧;;嵌入式系統(tǒng)的應(yīng)用與開(kāi)發(fā)分析[J];制造業(yè)自動(dòng)化;2011年05期
6 楊少波,王勤民,張帆,曲晶;DDR內(nèi)存接口的設(shè)計(jì)與實(shí)現(xiàn)[J];微計(jì)算機(jī)信息;2005年13期
7 鐘漢如;張慶燦;;YAFFS嵌入式文件系統(tǒng)應(yīng)用研究[J];微計(jì)算機(jī)信息;2007年02期
8 何榮森,何希順,張躍;從ARM體系看嵌入式處理器的發(fā)展[J];微電子學(xué)與計(jì)算機(jī);2002年05期
9 劉榮軍;張長(zhǎng)利;張曉雨;;基于DM9000的S3C2410嵌入式系統(tǒng)的以太網(wǎng)接口設(shè)計(jì)[J];中國(guó)高新技術(shù)企業(yè);2008年24期
相關(guān)碩士學(xué)位論文 前2條
1 崔恒穎;飛行目標(biāo)速度測(cè)量雷達(dá)信號(hào)采集與實(shí)時(shí)處理系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)[D];南京理工大學(xué);2012年
2 劉麗華;多普勒雷達(dá)測(cè)速系統(tǒng)研究[D];華中科技大學(xué);2007年
,本文編號(hào):2055097
本文鏈接:http://sikaile.net/kejilunwen/jisuanjikexuelunwen/2055097.html