本文選題：糾錯(cuò)檢錯(cuò)(EDAC) + 單粒子翻轉(zhuǎn)(SEU)�。� 參考：《國防科學(xué)技術(shù)大學(xué)》2012年碩士論文

【摘要】：由于受到空間輻射的影響，使得存儲(chǔ)器較大概率發(fā)生單粒子翻轉(zhuǎn)事件，嚴(yán)重影響了航天設(shè)備運(yùn)行的可靠性。本文基于TMS320VC33平臺(tái)自主設(shè)計(jì)實(shí)現(xiàn)了基于FPGA的32位EDAC系統(tǒng)，當(dāng)存儲(chǔ)器發(fā)生SEU事件時(shí)，該EDAC系統(tǒng)能夠正確實(shí)現(xiàn)糾1檢2功能，克服了SEU事件給星載計(jì)算機(jī)帶來的影響。 本文的主要貢獻(xiàn)包括： (1)研究了用于EDAC糾1檢2碼的編解碼的基本理論，對比實(shí)現(xiàn)了三種糾1檢2碼：(39,32)擴(kuò)展Hamming碼，(39,32)Hisao碼和(40,32)SEC-DED碼，從FPGA實(shí)現(xiàn)的邏輯延時(shí)考慮，最終選擇(40,32)SEC-DED碼作為32位DAC系統(tǒng)的碼型設(shè)計(jì)基礎(chǔ)； (2)基于TMS320VC33平臺(tái)，采用Verilog HDL語言設(shè)計(jì)實(shí)現(xiàn)了EDAC編解碼模塊，采用子表達(dá)式共享技術(shù)優(yōu)化了EDAC譯碼邏輯；并針對SEU事件設(shè)計(jì)實(shí)現(xiàn)了發(fā)生1-bit錯(cuò)時(shí)EDAC自動(dòng)回寫功能。綜合結(jié)果表明，EDAC模塊在Actel FPGAA54SX72A的最大組合邏輯延時(shí)為22.677ns。板級(jí)測試表明，當(dāng)DSP工作頻率為60MHz，DSP訪問SRAM需要1個(gè)等待時(shí)鐘周期時(shí)，EDAC模塊能夠正確完成糾1檢2和回寫功能，滿足應(yīng)用需求； (3)為了進(jìn)一步隱藏EDAC延時(shí)，本文嘗試了采用訪存地址預(yù)測方案對DSP訪問SRAM的地址進(jìn)行預(yù)測。當(dāng)DSP工作頻率為40MHz時(shí)，EDAC系統(tǒng)可以正常工作。對于具有大量順序訪存的應(yīng)用程序，，采用訪存地址預(yù)測方案可降低EDAC系統(tǒng)平均訪存延時(shí)； (4)為了確保星載EDAC系統(tǒng)的高可靠性，進(jìn)一步對(40,32)SEC-DED碼進(jìn)行了可靠性驗(yàn)證，設(shè)計(jì)了仿真測試用例。通過對仿真測試時(shí)間進(jìn)行估算，提出重點(diǎn)對1位錯(cuò)和相鄰兩位錯(cuò)的情形進(jìn)行測試。
[Abstract]:Due to the influence of space radiation, single particle flip event occurs in large probability of memory, which seriously affects the reliability of spaceflight equipment operation. In this paper, a 32-bit EDAC system based on FPGA is designed and implemented based on TMS320VC33 platform. When the SEU event occurs in memory, the EDAC system can correctly realize the function of correcting 1, check and 2, which overcomes the influence of SEU event on spaceborne computer. The main contributions of this paper include: In this paper, the basic theory of coding and decoding for EDAC correction 1, check and 2 codes is studied, and three kinds of rectifying 1 and 2 codes are compared and realized. The extended Hamming codes are as follows: / 39 / 32 / Hisao code and 40 / 32 / 32 / SEC-DED code. Considering the logic delay of FPGA implementation, Finally, the SEC-DED code is chosen as the design basis of 32-bit DAC system. 2) based on TMS320VC33 platform, the EDAC codec module is designed and implemented by Verilog HDL language, the EDAC decoding logic is optimized by subexpression sharing technology, and the EDAC auto-write-back function when 1-bit error occurs is designed and implemented for SEU events. The results show that the maximum combinatorial logic delay of EDAC module in Actel FPGAA54SX72A is 22.677 ns. The results of board level test show that the DSP module can correctly complete the function of correcting 1 check 2 and write back when the SRAM needs a waiting clock cycle when the frequency of DSP is 60 MHz. In order to further hide the EDAC delay, this paper attempts to use the memory access address prediction scheme to predict the DSP access SRAM address. The DSP system can work normally when the frequency of 40MHz is 40MHz. For applications with a large number of sequential memory access, the average memory access delay in EDAC system can be reduced by using the memory access address prediction scheme. In order to ensure the high reliability of spaceborne EDAC system, the reliability verification of SEC-DED code is further carried out, and a simulation test case is designed. By estimating the time of simulation test, the emphasis is put forward to test the case of one dislocation and two adjacent dislocations.
【學(xué)位授予單位】：國防科學(xué)技術(shù)大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2012
【分類號(hào)】：TN791;TP333

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 王長河;單粒子效應(yīng)對衛(wèi)星空間運(yùn)行可靠性影響[J];半導(dǎo)體情報(bào);1998年01期

2 章學(xué)靜;薛琳;李金平;王淑英;;漢明(Hamming)碼及其編譯碼算法的研究與實(shí)現(xiàn)[J];北京聯(lián)合大學(xué)學(xué)報(bào)(自然科學(xué)版);2008年01期

3 潘建;淺談電子產(chǎn)品的可靠性設(shè)計(jì)[J];國外電子元器件;2001年07期

4 劉淑芬,崔星;計(jì)算機(jī)RAM檢錯(cuò)糾錯(cuò)電路的設(shè)計(jì)與實(shí)現(xiàn)[J];航天控制;2003年04期

5 向春清;譚培勇;;一種衛(wèi)星存儲(chǔ)器糾錯(cuò)檢錯(cuò)系統(tǒng)設(shè)計(jì)[J];淮陰工學(xué)院學(xué)報(bào);2007年03期

6 周定江;金明河;任偉;禹超;;基于LEON3的中央控制器設(shè)計(jì)及EDAC功能實(shí)現(xiàn)[J];機(jī)械與電子;2011年10期

7 黃江洪;向陽霞;章立生;謝應(yīng)科;韓承德;;抗內(nèi)存位翻轉(zhuǎn)的軟硬件協(xié)同檢錯(cuò)糾錯(cuò)方法[J];武漢大學(xué)學(xué)報(bào)(理學(xué)版);2009年01期

8 孫吉利;張平;;基于FPGA的星載計(jì)算機(jī)自檢EDAC電路設(shè)計(jì)[J];微計(jì)算機(jī)信息;2009年23期

9 馮彥君;華更新;劉淑芬;;航天電子抗輻射研究綜述[J];宇航學(xué)報(bào);2007年05期

10 李毅;李瑞;黃影;劉東;張春元;;基于COTS的空間信息處理系統(tǒng)單粒子閉鎖保護(hù)技術(shù)實(shí)現(xiàn)[J];宇航學(xué)報(bào);2007年05期

本文編號(hào)：1976108