具有仲裁機(jī)制的RS 485總線設(shè)計(jì)
發(fā)布時(shí)間:2018-05-04 15:21
本文選題:RS + 總線。 參考:《現(xiàn)代電子技術(shù)》2017年16期
【摘要】:為了解決普通RS 485總線中多個(gè)節(jié)點(diǎn)容易引發(fā)總線競(jìng)爭(zhēng)、數(shù)據(jù)沖突和長(zhǎng)期獨(dú)占總線的問(wèn)題,設(shè)計(jì)了具有總線仲裁機(jī)制的RS 485總線。在普通RS 485總線基礎(chǔ)上增加了硬件握手和總線控制相關(guān)硬件,各個(gè)從節(jié)點(diǎn)能否占有總線需請(qǐng)求主節(jié)點(diǎn)給予授權(quán);從節(jié)點(diǎn)按硬件連接的自然優(yōu)先級(jí)排序;采用軟、硬件結(jié)合方式控制各個(gè)從節(jié)點(diǎn)對(duì)總線的占有時(shí)間,即通信結(jié)束、軟件計(jì)時(shí)或硬件定時(shí)時(shí)間到均控制硬件釋放總線,避免了因某個(gè)從節(jié)點(diǎn)自身故障導(dǎo)致長(zhǎng)期獨(dú)占總線的通信錯(cuò)誤,提高了RS 485總線的通信效率,增加了整個(gè)通信系統(tǒng)的可靠性和穩(wěn)定性。
[Abstract]:In order to solve the problems of bus competition, data conflict and long term exclusive bus in common RS485 bus, a RS485 bus with bus arbitration mechanism is designed. On the basis of common RS485 bus, the hardware handshake and bus control related hardware are added. The slave nodes need to request authorization from the master node if they can occupy the bus; the slave nodes are sorted according to the natural priority of the hardware connection; The hardware combination mode controls the possession time of each slave node to the bus, that is, the communication ends, the software timing or the hardware timing time to the average control hardware releases the bus, which avoids the communication error caused by a slave node's own fault for a long time to monopolize the bus. The communication efficiency of RS485 bus is improved, and the reliability and stability of the whole communication system are increased.
【作者單位】: 西安石油大學(xué)電子工程學(xué)院;
【基金】:國(guó)家自然科學(xué)基金資助項(xiàng)目(60877011)
【分類號(hào)】:TP336
,
本文編號(hào):1843515
本文鏈接:http://sikaile.net/kejilunwen/jisuanjikexuelunwen/1843515.html
最近更新
教材專著