天堂国产午夜亚洲专区-少妇人妻综合久久蜜臀-国产成人户外露出视频在线-国产91传媒一区二区三区

基于嵌入式的測(cè)試技術(shù)實(shí)驗(yàn)教學(xué)平臺(tái)軟件模塊設(shè)計(jì)

發(fā)布時(shí)間:2018-04-16 14:01

  本文選題:嵌入式 + 實(shí)驗(yàn)教學(xué)平臺(tái); 參考:《電子科技大學(xué)》2013年碩士論文


【摘要】:嵌入式技術(shù)的高速發(fā)展,對(duì)電子行業(yè)和控制領(lǐng)域的信息化、智能化發(fā)展產(chǎn)生了前所未有的推動(dòng)作用。高校為了培養(yǎng)適應(yīng)社會(huì)發(fā)展的創(chuàng)新型人才,尤其作為研究生對(duì)實(shí)踐和創(chuàng)新能力有更高的要求,因此高校非常重視嵌入式的實(shí)驗(yàn)教學(xué),同時(shí)作為電子信息高校的研究生,測(cè)試技術(shù)是必須掌握的一門(mén)學(xué)科知識(shí),為此本課題自主開(kāi)發(fā)面向研究生的基于嵌入式的測(cè)試技術(shù)實(shí)驗(yàn)教學(xué)平臺(tái),創(chuàng)造一個(gè)良好的自主學(xué)習(xí)環(huán)境。 實(shí)驗(yàn)平臺(tái)以嵌入式數(shù)字信號(hào)處理器(ADSP-BF531)為核心,設(shè)計(jì)DSP+FPGA嵌入式系統(tǒng)架構(gòu),運(yùn)用Visual DSP++軟件平臺(tái)對(duì)DSP處理器進(jìn)行軟件模塊設(shè)計(jì)。本課題的研究主要圍繞該實(shí)驗(yàn)平臺(tái)軟件設(shè)計(jì)的三大模塊展開(kāi),,探討顯示模塊、存儲(chǔ)模塊和自啟動(dòng)模塊的軟件方案和具體實(shí)現(xiàn),具體內(nèi)容如下: 1、顯示模塊:實(shí)驗(yàn)平臺(tái)的用戶界面以DMA的方式通過(guò)驅(qū)動(dòng)PPI接口實(shí)現(xiàn)液晶顯示,設(shè)計(jì)“乒乓操作”快速刷屏;采用結(jié)構(gòu)體數(shù)組的方式組織菜單架構(gòu),每個(gè)菜單結(jié)構(gòu)體以五級(jí)廣度三級(jí)深度的形式展開(kāi),提升菜單的可擴(kuò)充性和相對(duì)獨(dú)立性;設(shè)計(jì)并行式左彈菜單,提高菜單的易用性和可操作性;運(yùn)用多種顏色漸變,使界面更加新穎獨(dú)特,富有立體感。 2、存儲(chǔ)模塊:實(shí)驗(yàn)平臺(tái)內(nèi)部存儲(chǔ)速度非常迅速,但是其空間有限,采用外部存儲(chǔ)來(lái)擴(kuò)充系統(tǒng)的存儲(chǔ)容量,選用三種類(lèi)型的外部存儲(chǔ)器:SDRAM、FLASH和鐵電存儲(chǔ)器。根據(jù)外部存儲(chǔ)介質(zhì)特性,設(shè)計(jì)最優(yōu)存儲(chǔ)方案,提高系統(tǒng)性能和運(yùn)行效率。 3、自啟動(dòng)模塊:根據(jù)Blackfin處理器的啟動(dòng)方式,設(shè)計(jì)符合實(shí)驗(yàn)平臺(tái)的自啟動(dòng)方案。設(shè)計(jì)16位的FLASH自啟動(dòng)模式,通過(guò)匯編設(shè)計(jì)短小精悍的初始化代碼,運(yùn)用CPU片上啟動(dòng)代碼的引導(dǎo)功能,快速對(duì)SDRAM、PLL等硬件模塊進(jìn)行配置。詳細(xì)闡述了兩種自啟動(dòng)操作方式,正常模式和下載模式,完成系統(tǒng)在脫機(jī)模式下的正常運(yùn)行和更新升級(jí)。 通過(guò)系統(tǒng)調(diào)試與驗(yàn)證,本設(shè)計(jì)成功完成多功能的嵌入式實(shí)驗(yàn)平臺(tái)的搭建,并推廣且投入教學(xué)應(yīng)用。
[Abstract]:The rapid development of embedded technology has played an unprecedented role in the informatization and intelligent development of electronic industry and control field.In order to cultivate innovative talents to adapt to the development of society, especially as graduate students, colleges and universities have higher requirements for practice and innovation ability. Therefore, colleges and universities attach great importance to embedded experimental teaching, and at the same time, as graduate students of electronic information universities,Testing technology is a subject knowledge that must be grasped. For this reason, this subject independently develops the experimental teaching platform based on embedded test technology for graduate students to create a good autonomous learning environment.Based on the embedded digital signal processor ADSP-BF531), the embedded system architecture of DSP FPGA is designed. The software module of DSP processor is designed by using Visual DSP software platform.The research of this subject mainly revolves around the three modules of the software design of the experimental platform, and discusses the software scheme and implementation of the display module, the storage module and the self-start module. The specific contents are as follows:1, display module: the user interface of the experimental platform realizes liquid crystal display by driving the PPI interface by DMA, designs the "ping-pong operation" quick brush screen, organizes the menu structure by the way of the structure body array,Each menu structure is developed in the form of five levels, three levels, three levels of depth, to enhance the expansibility and relative independence of the menu, to design a parallel left menu to improve the usability and operability of the menu, and to use a variety of colors to change gradually.Make the interface more novel and unique, full of three-dimensional sense.2, memory module: the internal storage speed of the experimental platform is very fast, but its space is limited. The external storage is used to expand the storage capacity of the system, and three types of external memory: SDRAM flash and ferroelectric memory are selected.According to the characteristics of external storage media, the optimal storage scheme is designed to improve the performance and efficiency of the system.3, self-start module: according to the Blackfin processor startup mode, designed according to the experimental platform self-start scheme.The 16-bit FLASH self-start mode is designed, and the hardware modules such as SDRAMPLL are configured quickly by assembling and designing the short initialization code and using the boot function of the CPU on-chip boot code.In this paper, two kinds of self-start operation modes, normal mode and download mode, are described in detail to complete the normal operation and update and upgrade of the system in offline mode.Through the system debugging and verification, this design successfully completed the multi-function embedded experimental platform, and popularized and put into teaching application.
【學(xué)位授予單位】:電子科技大學(xué)
【學(xué)位級(jí)別】:碩士
【學(xué)位授予年份】:2013
【分類(lèi)號(hào)】:TP368.1;TP311.52

【參考文獻(xiàn)】

相關(guān)期刊論文 前8條

1 林國(guó)營(yíng);趙繼敏;張松剛;王誠(chéng);;ADSP—BF531燒寫(xiě)Flash存儲(chǔ)器實(shí)現(xiàn)并行自舉引導(dǎo)[J];電氣應(yīng)用;2006年09期

2 楊宗建;;論科學(xué)發(fā)展觀對(duì)生產(chǎn)力決定論的新詮釋[J];福建論壇(人文社會(huì)科學(xué)版);2010年05期

3 馬少慧;;應(yīng)用型碩士研究生培養(yǎng)模式探究[J];發(fā)展;2009年09期

4 劉新東;Eiffel Chen;應(yīng)群民;;嵌入式系統(tǒng)中多國(guó)語(yǔ)言顯示的一個(gè)解決方案[J];工業(yè)控制計(jì)算機(jī);2006年03期

5 ;Color gradients of spiral disks in the Sloan Digital Sky Survey[J];Research in Astronomy and Astrophysics;2009年10期

6 左璐;;嵌入式系統(tǒng)現(xiàn)狀與發(fā)展前景研究[J];現(xiàn)代商貿(mào)工業(yè);2010年15期

7 葛列眾;菜單界面設(shè)計(jì)的工效學(xué)研究(下)[J];心理學(xué)動(dòng)態(tài);1995年03期

8 廖恒深;;技工學(xué)校素質(zhì)教育改革探討[J];職業(yè);2012年14期

相關(guān)碩士學(xué)位論文 前10條

1 栗銳鋒;開(kāi)放式創(chuàng)新性實(shí)驗(yàn)教學(xué)平臺(tái)的分析與設(shè)計(jì)[D];西南交通大學(xué);2010年

2 孫幸成;普通高校教育信息化問(wèn)題分析及政策研究[D];華東師范大學(xué);2011年

3 張沁川;數(shù)字存儲(chǔ)示波器模擬系統(tǒng)設(shè)計(jì)[D];電子科技大學(xué);2004年

4 劉迪搏;基于BF531處理器的嵌入式系統(tǒng)平臺(tái)的研究與實(shí)現(xiàn)[D];浙江大學(xué);2007年

5 李曉琴;2GSPS數(shù)字存儲(chǔ)示波器數(shù)據(jù)采集控制與數(shù)據(jù)處理軟件設(shè)計(jì)[D];電子科技大學(xué);2008年

6 劉曉康;250MSPS示波表軟件系統(tǒng)設(shè)計(jì)[D];電子科技大學(xué);2008年

7 鄧?yán)^海;500MSPS手持式示波器底層軟件與接口模塊設(shè)計(jì)[D];電子科技大學(xué);2009年

8 陳焱輝;嵌入式SDRAM控制器設(shè)計(jì)研究[D];西安電子科技大學(xué);2009年

9 容濤濤;適用于DDR SDRAM的控制器設(shè)計(jì)[D];西安電子科技大學(xué);2012年

10 胡磊;基于串行數(shù)據(jù)傳輸?shù)氖凸艿栏g檢測(cè)儀的研究[D];武漢科技大學(xué);2007年



本文編號(hào):1759203

資料下載
論文發(fā)表

本文鏈接:http://sikaile.net/kejilunwen/jisuanjikexuelunwen/1759203.html


Copyright(c)文論論文網(wǎng)All Rights Reserved | 網(wǎng)站地圖 |

版權(quán)申明:資料由用戶c3d15***提供,本站僅收錄摘要或目錄,作者需要?jiǎng)h除請(qǐng)E-mail郵箱bigeng88@qq.com