本文關(guān)鍵詞： 微控制器 中斷系統(tǒng) 中斷源 中斷優(yōu)先級(jí)　出處：《華中科技大學(xué)》2012年碩士論文　論文類型：學(xué)位論文

【摘要】：8051微控制器是國內(nèi)應(yīng)用較多的8位單片機(jī)，建立8051微控制器可綜合的Verilog模型有利于嵌入式系統(tǒng)和各種片上系統(tǒng)的實(shí)際應(yīng)用。在微控制器的設(shè)計(jì)中，控制信號(hào)的設(shè)計(jì)是最復(fù)雜的，而在控制信號(hào)中，中斷系統(tǒng)的設(shè)計(jì)又是最為復(fù)雜的。8051微控制器內(nèi)部共有5個(gè)中斷源：外部中斷0、定時(shí)器/計(jì)數(shù)器0、外部中斷1、定時(shí)器/計(jì)數(shù)器1、串行口中斷。8051微控制器內(nèi)部的2個(gè)中斷優(yōu)先級(jí)限制了中斷控制系統(tǒng)只能滿足2個(gè)優(yōu)先級(jí)的中斷嵌套，而隨著8051微控制器功能的擴(kuò)展原有的中斷控制系統(tǒng)已越來越不能滿足實(shí)際應(yīng)用。 本課題采用Verilog HDL設(shè)計(jì)的中斷控制系統(tǒng)實(shí)現(xiàn)了8051微控制器的中斷控制，不僅能夠完成不同優(yōu)先級(jí)別中斷響應(yīng)控制，同時(shí)可以完成同優(yōu)先級(jí)別的中選響應(yīng)控制，從而實(shí)現(xiàn)不同中斷響應(yīng)的無縫銜接，拓展了8051微控制器實(shí)際應(yīng)用。同時(shí)優(yōu)化了中斷控制系統(tǒng)的中斷響應(yīng)流程，減少了中斷延遲時(shí)間，對(duì)8051微控制器的實(shí)時(shí)應(yīng)用和控制精度提高具有重要意義。系統(tǒng)同時(shí)提供了調(diào)整修改8051內(nèi)部5個(gè)中斷源優(yōu)先中斷級(jí)別的功能，方便實(shí)際應(yīng)用中根據(jù)實(shí)際情況來處理中斷。本文詳細(xì)討論了中斷控制電路、中斷響應(yīng)、中斷嵌套，完成了定時(shí)器控制模塊、外部中斷控制模塊、串行口中斷控制模塊的Verilog編碼設(shè)計(jì)。 完成原理分析及系統(tǒng)相關(guān)模塊設(shè)計(jì)之后，，對(duì)中斷系統(tǒng)相關(guān)模塊及系統(tǒng)進(jìn)行了功能仿真。通過使用Mentor公司的ModelSim仿真工具，確保了仿真的準(zhǔn)確性。仿真的結(jié)果證實(shí)了設(shè)計(jì)思想的正確性，符合本課題原始構(gòu)想要求。
[Abstract]:8051 microcontroller is an 8-bit microcontroller which is widely used in China. The integrated Verilog model of 8051 microcontroller is beneficial to the practical application of embedded system and all kinds of on-chip systems. In the design of microcontroller, the design of control signal is the most complicated. In the control signal, the interrupt system design is the most complex. 8051 microcontroller has five interrupt sources: external interrupt 0, timer / counter 0, external interrupt 1. Timer / counter 1, two interrupt priorities within the serial interrupt .8051 microcontroller limit the interrupt nesting in which the interrupt control system can only satisfy two priorities. With the expansion of 8051 microcontroller function, the original interrupt control system can not meet the actual application more and more. In this paper, the interrupt control system designed by Verilog HDL is used to realize the interrupt control of 8051 microcontroller, which can not only complete the interrupt response control of different priority levels. At the same time, it can complete the same priority level of the selected response control, so as to achieve seamless connection of different interrupt response, expand the 8051 microcontroller practical application, and optimize the interrupt response process of the interrupt control system. The interrupt delay time is reduced, which is of great significance to the real-time application of 8051 microcontroller and the improvement of control precision. The system also provides the function of adjusting and modifying the priority interrupt level of the five interrupt sources within 8051. The interrupt control circuit, interrupt response, interrupt nesting, timer control module and external interrupt control module are discussed in detail. Verilog coding design of serial port interrupt control module. After completing the principle analysis and system related module design, the function simulation of interrupt system related module and system is carried out. The ModelSim simulation tool of Mentor company is used. The simulation results verify the correctness of the design idea and meet the requirements of the original design.
【學(xué)位授予單位】：華中科技大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2012
【分類號(hào)】：TP368.1

【參考文獻(xiàn)】

相關(guān)期刊論文 前5條

1 俞穎,周磊,閔昊;采用異步電路的低功耗微控制器的VLSI設(shè)計(jì)與實(shí)現(xiàn)[J];半導(dǎo)體學(xué)報(bào);2001年10期

2 龔炳錚;發(fā)展嵌入式計(jì)算機(jī)及其產(chǎn)業(yè)的思考[J];電子技術(shù)應(yīng)用;2000年10期

3 龔雪皓,鄭學(xué)仁,劉百勇;專用集成電路設(shè)計(jì)中的芯核和設(shè)計(jì)復(fù)用技術(shù)[J];微電子學(xué);2000年02期

4 于云超;董帥;;MCS-51系列單片機(jī)中斷系統(tǒng)介紹[J];民營科技;2011年05期

5 劉捷臣,王效平;微處理器和微控制器的發(fā)展現(xiàn)狀與展望——迎接21世紀(jì)信息產(chǎn)業(yè)的挑戰(zhàn)[J];微處理機(jī);2001年01期

相關(guān)碩士學(xué)位論文 前1條

1 席華偉;基于Verilog語言的DMA控制器的設(shè)計(jì)與仿真[D];西安電子科技大學(xué);2007年

本文編號(hào)：1457955