基于FPGA的DSP高速圖像緩存硬件模塊設(shè)計(jì)
[Abstract]:The refractive index is one of the important properties of the liquid, which is closely related to the concentration, dispersion and density of the solution. In order to measure the refractive index of sulfuric acid solution by the critical angle method, the design of the high-speed image cache hardware module based on FPGA is described in this paper. After the optical principle in the measurement scheme is determined, the CMOS image sensor image acquisition tool is selected, and then the core framework of the dual-processor of the DSP (digital signal processor) + FPGA (Field Programmable Gate Array) is adopted in the buffer and processing of the image, the speed of the image cache reaches 100 Mhz, and the method has the advantages of high processing speed, And has the advantages of stable performance, strong reliability and the like. In the first part, the selection of the dual processor architecture of the image sensor and the DSP + FPGA is introduced, and the specific type selection scheme is determined. The second part is the solution to design the power conversion under the premise of the requirement of 1.6 V and 3.2 V of the project. and then the sequential power-on is realized according to the required power-up timing of the operation requirements of each chip, the third part expounds the storage design of the related hardware loaded by the DSP and the FPGA running program, the CMOS image sensor and the FPGA and the storage module design of the high-speed image data cache of the DSP and the DSP, The fourth part is the protection function design around the hardware circuit, the level conversion design required for each chip, the isolation design and the solution design of the complex EMC problem in the PCB design; in the fifth part, after the PCB board is manufactured after the step, the hardware test is carried out, the short circuit, the open circuit, the power supply ripple characteristic and the like in the circuit are detected by a multimeter and an oscilloscope, and finally the hardware design is further detected by the software and the simulator, Finally, the design of the DSP image cache hardware module based on FPGA is proved to be successful.
【學(xué)位授予單位】:華中科技大學(xué)
【學(xué)位級(jí)別】:碩士
【學(xué)位授予年份】:2015
【分類(lèi)號(hào)】:TN791;TP333
【參考文獻(xiàn)】
相關(guān)期刊論文 前10條
1 李宏升;;嵌入式系統(tǒng)電源管理架構(gòu)分析與設(shè)計(jì)[J];網(wǎng)絡(luò)安全技術(shù)與應(yīng)用;2015年01期
2 James Scanlon;Koenraad Rutgers;;保護(hù)RS-485通信網(wǎng)絡(luò)不受有害EMC事件影響[J];電子產(chǎn)品世界;2014年04期
3 鄭爭(zhēng)兵;;基于FPGA的高速采樣緩存系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)[J];計(jì)算機(jī)應(yīng)用;2012年11期
4 呂耀文;王建立;曹景太;楊輕云;;移動(dòng)便攜圖像存儲(chǔ)系統(tǒng)的設(shè)計(jì)[J];液晶與顯示;2012年05期
5 游勇強(qiáng);;探討PCB設(shè)計(jì)中的EMC[J];微波學(xué)報(bào);2012年S3期
6 范長(zhǎng)湘;杜啟亮;傅俊楠;張勤;;ITECH6322可編程電源的遠(yuǎn)程控制軟件的開(kāi)發(fā)[J];計(jì)算技術(shù)與自動(dòng)化;2012年02期
7 劉敬鋒;王喜;;TMS320VC54x系列DSP自舉加載及FLASH燒寫(xiě)方法[J];通信與廣播電視;2011年03期
8 唐興剛;賀克軍;王麗;李傳南;;一款CAN總線(xiàn)收發(fā)器芯片的電路設(shè)計(jì)[J];微電子學(xué)與計(jì)算機(jī);2011年05期
9 鄭采君;肖原;;新型磁耦合隔離電路設(shè)計(jì)[J];電子設(shè)計(jì)工程;2011年04期
10 張西峰;杜普選;孔勇;;TMS320C672x系列浮點(diǎn)DSP的EMIF研究與應(yīng)用[J];電子設(shè)計(jì)工程;2010年12期
相關(guān)博士學(xué)位論文 前1條
1 陳建華;PCB傳輸線(xiàn)信號(hào)完整性及電磁兼容特性研究[D];西安電子科技大學(xué);2010年
相關(guān)碩士學(xué)位論文 前10條
1 劉暢;基于CCD成像技術(shù)的折射率檢測(cè)技術(shù)研究[D];長(zhǎng)春理工大學(xué);2014年
2 高偉強(qiáng);基于線(xiàn)陣CCD的液體折射率實(shí)時(shí)測(cè)量裝置設(shè)計(jì)[D];哈爾濱工程大學(xué);2012年
3 曹鄭蛟;基于FPGA的復(fù)雜函數(shù)發(fā)生器研究[D];湖南大學(xué);2011年
4 張小琴;基于FPGA的高速圖像數(shù)據(jù)采集系統(tǒng)設(shè)計(jì)[D];武漢理工大學(xué);2010年
5 崔阿軍;FPGA布局布線(xiàn)算法的改進(jìn)與實(shí)現(xiàn)[D];西安電子科技大學(xué);2010年
6 周利豐;基于FPGA的CCD探測(cè)系統(tǒng)[D];西安電子科技大學(xué);2010年
7 張英杰;一種基于JTAG標(biāo)準(zhǔn)的X-DSP芯片調(diào)試/測(cè)試部件的設(shè)計(jì)與實(shí)現(xiàn)[D];國(guó)防科學(xué)技術(shù)大學(xué);2009年
8 沈,
本文編號(hào):2502452
本文鏈接:http://sikaile.net/kejilunwen/dianzigongchenglunwen/2502452.html