槽柵型二維類超結LDMOS研究
[Abstract]:In this paper, the basic structure of transverse double diffusion metal oxide semiconductor field effect transistor (Lateral Double-diffused Metal Oxide Semiconductor Field Effect Transistor,LDMOS) is introduced. The characteristics of voltage resistance, conduction, advantages and applications are briefly analyzed. The terminal technology used to improve the drift zone is summarized in detail. The mechanism of reducing surface electric field (Reduced SURface Field,RESURF), the technology of overjunction and the introduction of slot structure are introduced in detail. Then, from the point of view of structure, through the redesign of the device, three new two-dimensional superjunction LDMOS structures are studied. The MEDICI (two-dimensional device simulation software) is used to simulate and adjust the parameters of the proposed devices so as to reduce the specific on-resistance while increasing the breakdown voltage of the devices. Two-dimensional groove-gate superjunction (LDMOS:) is applied to the groove-gate LDMOS with alternating longitudinal P / N columns, and the drain heavily doped N region is extended longitudinally to the N-type column region. When the device is in the reverse voltage state, the P column region and the N column region are in the low potential state and the high potential state respectively, which makes the drift region more depleted. Based on the knowledge of power semiconductor physics and simulation results, the I-V characteristics of the structure and the high pressure resistance under turn-off state are analyzed. Finally, the breakdown voltage of 500V is optimized by 32.6% compared with the common structure, and the on resistance is reduced by 62.5%. Based on the conventional structure of groove-gate step doped P-column LDMOS:, the doping concentration in drift region is optimized. The transverse variable doping technique is introduced into the design of P-column region, and the doping concentration decreases gradually from source end to drain end. On the one hand, a new peak value of electric field is introduced at the interface of two junctions P1/P2 and P2/P3 to optimize the electric field in the drift region, on the other hand, The columnar doping can effectively alleviate the charge imbalance caused by the substrate-assisted depletion effect (Substrate Assisted Depletion Effect,SAD). The breakdown voltage is adjusted to 814V and the specific on-resistance is 0.19 惟 cm2.. Based on the conventional structure, the groove-type two-dimensional superjunction LDMOS: is optimized from the shape of the drift region, and the slot is introduced into the drift region. On the one hand, the introduced slot folds the drift zone, which makes the actual length larger than the transverse size; on the other hand, the dielectric constant is smaller and the voltage resistance is higher than that of silicon. At the same voltage level, the drift region of the device can be shorter, thus reducing the on-resistance. When the length of drift region is 35 渭 m, the same voltage level as that of step doped P column structure in 50 渭 m drift region is obtained.
【學位授予單位】:南京郵電大學
【學位級別】:碩士
【學位授予年份】:2017
【分類號】:TN386
【參考文獻】
相關期刊論文 前10條
1 馬萬里;趙圣哲;;超結VDMOS漂移區(qū)的幾種制作工藝[J];半導體技術;2014年09期
2 胡夏融;張波;羅小蓉;李肇基;;Universal trench design method for a high-voltage SOI trench LDMOS[J];半導體學報;2012年07期
3 張文亮;湯廣福;查鯤鵬;賀之淵;;先進電力電子技術在智能電網(wǎng)中的應用[J];中國電機工程學報;2010年04期
4 張彥飛;吳郁;游雪蘭;亢寶位;;硅材料功率半導體器件結終端技術的新發(fā)展[J];電子器件;2009年03期
5 楊帆;錢欽松;孫偉鋒;;600V CoolMOS優(yōu)化設計[J];電子器件;2009年02期
6 許晟瑞;郝躍;馮暉;李德昌;張進城;;新型雙RESURF TG-LDMOS器件結構[J];半導體學報;2007年02期
7 王一鳴;李澤宏;王小松;翟向坤;張波;李肇基;;射頻功率LDMOS槽形漂移區(qū)結構優(yōu)化設計[J];半導體學報;2006年08期
8 方健;喬明;李肇基;;電荷非平衡super junction結構電場分布[J];物理學報;2006年07期
9 李秀清;第三代無線通信及相關半導體技術[J];半導體情報;2000年05期
10 陳星弼;場限環(huán)的簡單理論[J];電子學報;1988年03期
相關博士學位論文 前1條
1 成建兵;橫向高壓DMOS體內場優(yōu)化與新結構[D];電子科技大學;2009年
相關碩士學位論文 前1條
1 陳偉;超結場效應器件結構與工藝設計[D];復旦大學;2012年
,本文編號:2219052
本文鏈接:http://sikaile.net/kejilunwen/dianzigongchenglunwen/2219052.html