【摘要】：現(xiàn)代電子技術(shù)的進(jìn)步帶動(dòng)了對(duì)高性能模數(shù)轉(zhuǎn)換器的需求。與其它結(jié)構(gòu)模數(shù)轉(zhuǎn)換器相比,流水線ADC在速度、精度、功耗等方面具有獨(dú)特的優(yōu)勢,是近年來模數(shù)轉(zhuǎn)換器設(shè)計(jì)研究領(lǐng)域的重點(diǎn)之一。為進(jìn)一步提高流水線ADC的性能,在傳統(tǒng)模擬電路設(shè)計(jì)因CMOS工藝進(jìn)步而逐漸遭遇瓶頸的情況下,利用數(shù)字校準(zhǔn)技術(shù)輔助模擬電路設(shè)計(jì)正成為流水線ADC研究與設(shè)計(jì)的趨勢。數(shù)字后臺(tái)校準(zhǔn)技術(shù)可以在不打斷流水線ADC正常轉(zhuǎn)換工作的情況下,及時(shí)動(dòng)態(tài)地校準(zhǔn)流水線ADC的誤差,提高流水線ADC的性能指標(biāo)。本文基于8位流水線ADC設(shè)計(jì),分析了各類影響流水線ADC性能的誤差參數(shù),并針對(duì)最為重要的電容失配與運(yùn)放有限增益引起的誤差,提出了一種數(shù)字后臺(tái)校準(zhǔn)方案。該方案通過向被校準(zhǔn)流水線級(jí)的MDAC電路注入PN序列,計(jì)算由上述兩者引起的級(jí)間增益誤差,修正該級(jí)數(shù)字量輸出,以此來校準(zhǔn)流水線ADC的線性及非線性誤差,并通過反饋補(bǔ)償?shù)姆绞降窒艘隤N序列帶來的額外影響。該方案經(jīng)過Simulink建模驗(yàn)證,仿真結(jié)果表明,應(yīng)用校準(zhǔn)方案后的流水線ADC信噪失真比提高了 4dB,無雜散動(dòng)態(tài)范圍提高了 21dB。經(jīng)驗(yàn)證的校準(zhǔn)方案最終通過數(shù)字集成電路實(shí)現(xiàn)。采用SMIC 0.18μm 1P6M工藝,完成了 RTL級(jí)代碼編寫、功能仿真、FPGA驗(yàn)證、邏輯綜合、靜態(tài)時(shí)序分析、形式驗(yàn)證、物理版圖設(shè)計(jì)及驗(yàn)證等工作。最終得到的數(shù)字電路版圖工作頻率為25MHz,芯片面積約1.5*1.5mm2,功耗小于9mW。本文提出的數(shù)字后臺(tái)校準(zhǔn)方案,達(dá)到了校準(zhǔn)流水線ADC電容失配與運(yùn)放有限增益誤差的效果,提升了流水線ADC的性能指標(biāo)。其電路實(shí)現(xiàn)面積小、功耗低,具有實(shí)際意義。
[Abstract]:The development of modern electronic technology drives the demand for high performance A / D converters. Compared with other analog-to-digital converters, pipelined ADC has unique advantages in speed, precision, power consumption and so on. It is one of the most important research fields in the design of analog-to-digital converters in recent years. In order to further improve the performance of pipelined ADC, the traditional analog circuit design has gradually encountered a bottleneck due to the progress of CMOS process. The use of digital calibration technology to assist analog circuit design is becoming the trend of pipeline ADC research and design. The digital background calibration technique can dynamically calibrate the errors of pipelined ADC without interrupting the normal conversion of pipelined ADC and improve the performance of pipeline ADC. Based on the design of 8-bit pipelined ADC, this paper analyzes the error parameters that affect the performance of pipelined ADC, and proposes a digital background calibration scheme for the errors caused by the most important capacitive mismatch and limited gain of operational amplifier. By injecting PN sequence into the calibrated pipelined MDAC circuit, the scheme calculates the inter-stage gain error caused by the above two steps, and corrects the output of the digital output of the stage to calibrate the linear and nonlinear errors of the pipelined ADC. The additional effect of introducing PN sequence is offset by feedback compensation. The simulation results show that the signal-to-noise-to-noise ratio of pipelined ADC is increased by 4dBand the non-spurious dynamic range is increased by 21dB. the simulation results show that the proposed scheme is verified by Simulink modeling. The verified calibration scheme is finally implemented by digital integrated circuit. Using SMIC 0.18 渭 m 1P6M process, the work of RTL level code writing, functional simulation and verification, logic synthesis, static timing analysis, formal verification, physical layout design and verification are completed. The final digital circuit layout frequency is 25MHz, the chip area is about 1.5mm2, and the power consumption is less than 9mW. The digital background calibration scheme proposed in this paper achieves the effect of calibration pipeline ADC capacitor mismatch and limited gain error of operational amplifier and improves the performance index of pipeline ADC. The circuit has small area and low power consumption, which is of practical significance.
【學(xué)位授予單位】：北京交通大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2017
【分類號(hào)】：TN792

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 賈華宇;劉麗;張建國;;流水線模擬數(shù)字轉(zhuǎn)換器的權(quán)重誤差校準(zhǔn)[J];光學(xué)精密工程;2014年11期

2 宮月紅;羅敏;喻明艷;金杰;;Pipeline ADC后臺(tái)數(shù)字校正中傳輸函數(shù)建模算法[J];山東大學(xué)學(xué)報(bào)(工學(xué)版);2014年03期

3 宮月紅;羅敏;金杰;;流水線型ADC誤差及相應(yīng)校正策略研究[J];微電子學(xué)與計(jì)算機(jī);2014年05期

4 青山;李廣軍;李儒章;;一種改進(jìn)的高速高精度ADC數(shù)字校準(zhǔn)算法[J];微電子學(xué);2014年01期

5 孫可旭;何樂年;;基于頻域特性的流水線ADC數(shù)字校正技術(shù)[J];浙江大學(xué)學(xué)報(bào)(工學(xué)版);2013年08期

6 宮月紅;羅敏;金杰;喻明艷;;基于Simulink的后臺(tái)數(shù)字校正流水線ADC行為級(jí)建模[J];微電子學(xué)與計(jì)算機(jī);2013年08期

7 熊召新;蔡敏;賀小勇;;高速高精度模數(shù)轉(zhuǎn)換器的數(shù)字后臺(tái)校準(zhǔn)算法[J];華南理工大學(xué)學(xué)報(bào)(自然科學(xué)版);2013年06期

8 高俊楓;諶博;李廣軍;李強(qiáng);;采用LMS數(shù)字校準(zhǔn)的13位200MSPS ADC設(shè)計(jì)[J];中國集成電路;2011年10期

9 周立人;羅磊;葉凡;許俊;任俊彥;;A 12-bit 100 MS/s pipelined ADC with digital background calibration[J];半導(dǎo)體學(xué)報(bào);2009年11期

10 戴瀾;周玉梅;胡曉宇;蔣見花;;一種流水線ADC數(shù)字校準(zhǔn)算法實(shí)現(xiàn)[J];半導(dǎo)體學(xué)報(bào);2008年05期

相關(guān)碩士學(xué)位論文 前2條

1 王怡心;16位100MSPS流水線A/D轉(zhuǎn)換器系統(tǒng)結(jié)構(gòu)設(shè)計(jì)[D];西安電子科技大學(xué);2012年

2 宮琦;超低功耗流水線式ADC的研究與設(shè)計(jì)[D];北京交通大學(xué);2012年

，

本文編號(hào)：2191102