本文選題：協(xié)同仿真 + IP核驗證�。� 參考：《哈爾濱工業(yè)大學》2015年碩士論文

【摘要】：伴隨著So C芯片設計規(guī)模的不斷提升,驗證成本的不斷增加,軟硬件協(xié)同仿真技術以及基于平臺的So C驗證思想已成為業(yè)界主流。同時,隨著FPGA設計的逐漸完善,基于FPGA的協(xié)同仿真不僅具有高效性更具有真實性,在提升整體驗證效果方面,該研究具有重要意義。本文基于協(xié)同仿真思想,采用千兆以太網(wǎng)作為通信媒介,結合Leon3 So C平臺與Xilinx公司的So PC系統(tǒng)構建了一個新型的IP核驗證平臺。該平臺主要分為PC端與FPGA端兩部分,PC端作為整個驗證平臺的主體,包含了四個并行運行的進程——Leon3 So C進程、TCP服務器進程、驗證功能進程以及拓展功能進程,進程間的數(shù)據(jù)通信采用文本文件以及共享內(nèi)存兩種方式,同步控制信號采用了Event模式進行通信;FPGA端主要分為硬件邏輯部分以及So PC軟件部分,在硬件邏輯中包含待測IP核。兩者之間的通信采用了TCP協(xié)議進行可靠傳輸,在PC端采用Winsock API,在So PC軟件中使用lwip庫。同時為了便于IP核驗證的進行,本文提出了一種基于以太網(wǎng)的自定義數(shù)據(jù)幀,與TCP協(xié)議聯(lián)合使用。在本文最后給出了基本功能驗證、基本性能測試以及基于Leon3 So C平臺的整體功能驗證的具體結果。實驗表明,該IP核驗證平臺基本功能與整體功能均可以正常運行,并且在待測IP核邏輯較為復雜時(如達到1024位乘法器或以上復雜度),在驗證速度方面具有較大優(yōu)勢。
[Abstract]:With the increasing scale of so C chip design and the increasing cost of verification, hardware / software co-simulation technology and platform based so C verification idea have become the mainstream of the industry. At the same time, with the gradual improvement of FPGA design, the collaborative simulation based on FPGA not only has high efficiency and authenticity, but also plays an important role in improving the overall verification effect. In this paper, based on the cooperative simulation idea, a new IP core verification platform is constructed by using Gigabit Ethernet as the communication medium and combining the Leon3 so C platform with Xilinx's so PC system. The platform is divided into two parts: PC and FPGA as the main part of the whole verification platform, which includes four parallel running processes: Leon3 so C process, FPGA server process, verification function process and extended function process. The data communication between processes adopts two ways: text file and shared memory. The synchronous control signal uses Event mode to communicate. The FPGA end is mainly divided into hardware logic part and so PC software part, which includes IP core to be tested in the hardware logic. The communication between them adopts TCP protocol for reliable transmission, Winsock API for PC end and lwip library for so PC software. At the same time, in order to facilitate IP core verification, this paper proposes a custom data frame based on Ethernet, which is used in conjunction with TCP protocol. At the end of this paper, the results of basic function verification, basic performance test and the whole function verification based on Leon3 so C platform are given. Experiments show that both the basic function and the whole function of the IP core verification platform can run normally, and that the verification speed of the IP core verification platform can be greatly improved when the logic of the IP core under test is more complex (such as 1024 bit multiplier or more complexity).
【學位授予單位】：哈爾濱工業(yè)大學
【學位級別】：碩士
【學位授予年份】：2015
【分類號】：TN47

【參考文獻】

相關期刊論文 前1條

1 劉凱;李平;廖永波;;基于SCE-MI標準的事務級SoC協(xié)同仿效平臺設計[J];微電子學;2007年05期

相關博士學位論文 前1條

1 詹瑾瑜;SoC軟/硬件協(xié)同設計方法研究[D];電子科技大學;2006年

相關碩士學位論文 前1條

1 汪洋;SOC軟硬件協(xié)同驗證平臺的聯(lián)合架構設計[D];上海交通大學;2013年

，

本文編號：1882800