發(fā)布時間：2018-05-05 10:45

  本文選題：networks-on-chip + acknowledgement��； 參考：《Science China(Information Sciences)》2017年09期

【摘要】：Network-on-Chip(No C) is a promising replacement of bus architecture due to its better scalability.In state-of-the-art No Cs, each packet contains several fixed-length flits, which facilitates allocations of network resources but brings in many unused bits. In this paper, we propose a novel technique called Stealth-ACK to effectively address the above problem. Stealth-ACK leverages unused bits in head flits of non-ACK packets to carry and stealthily transmit ACK information. Such stealth transmissions of ACK information effectively reduce not only the amount of dedicated ACK packets on No C, but also the number of unused bits in head flits of non-ACK packets, which significantly reduces wastes on No C bandwidth. Experimental results show that Stealth-ACK averagely increases the throughput of 16 × 16 2-D mesh No C by 11.9%, and averagely reduces the No C latency by 34.8% on application traces of SPLASH-2. Moreover, Stealth-ACK only requires trivial hardware modification to basic router architectures, which incurs negligible power consumption and area cost.
[Abstract]:Network-on-Chip(No C) is a promising replacement of bus architecture due to its better scalability.In state-of-the-art No Cs, each packet contains several fixed-length flits, which facilitates allocations of network resources but brings in many unused bits. In this paper, we propose a novel technique called Stealth-ACK to effectively address the above problem. Stealth-ACK leverages unused bits in head flits of non-ACK packets to carry and stealthily transmit ACK information. Such stealth transmissions of ACK information effectively reduce not only the amount of dedicated ACK packets on No C, but also the number of unused bits in head flits of non-ACK packets, which significantly reduces wastes on No C bandwidth. Experimental results show that Stealth-ACK averagely increases the throughput of 16 脳 16 2-D mesh No C by 11.9. and averagely reduces the No C latency by 34.8% on application traces of SPLASH-2. Moreover, Stealth-ACK only requires trivial hardware modification to basic router architectures, which incurs negligible power consumption and area cost.
【作者單位】： Institute
【分類號】：TN47

【相似文獻】

相關期刊論文 前4條

1 Mohsen SANEEI;Ali AFZALI-KUSHA;Zainalabedin NAVABI;;A low-power high-throughput link splitting router for NoCs[J];Journal of Zhejiang University(Science A:An International Applied Physics & Engineering Journal);2008年12期

2 Maggie;Swetha Thota;;A Resource-Efficient Communication Architecture for Chip Multiprocessors on FPGAs[J];Journal of Computer Science & Technology;2011年03期

3 ;Construction of a multidimensional plane network-on-chip architecture based on the hypercube structure[J];Progress in Natural Science;2009年05期

4 LAI MingChe;GAO Lei;XIAO Nong;WANG ZhiYing;;An accurate and highly-efficient performance evaluation approach based on queuing model for on-chip network[J];Science China(Information Sciences);2013年07期

，

本文編號：1847392