本文選題：局部可重構　切入點：ASIP　出處：《西安電子科技大學》2015年碩士論文

【摘要】：隨著科學技術的不斷發(fā)展,以數據密集型應用為代表的數據處理需求越來越復雜,而傳統(tǒng)的系統(tǒng)設計方法多采用通用處理器或專用集成電路(ASIC),通用處理器具有性能上的局限性,ASIC雖然能夠提供較高的性能,但是其結構決定了它制造完成之后無法進行修改,靈活性不足,設計成本偏高。具有可重構功能單元的ASIP,具有良好的靈活性和較高得性能,能夠實現(xiàn)FPGA內部邏輯資源的分時復用,使內部資源得到最大限度的使用。動態(tài)局部重構技術,能夠在系統(tǒng)正常工作的情況下,實現(xiàn)重構區(qū)域內邏輯的重新配置,在線修改動態(tài)模塊的功能,具有節(jié)約硬件資源和增強系統(tǒng)靈活性的優(yōu)勢。本文選擇Xilinx Virtex-6 XC6VSX315T芯片,在搭建的系統(tǒng)平臺上實現(xiàn)了具有重構功能單元的ASIP設計,實現(xiàn)了對反正切運算和求模運算的局部重構工作。本文主要完成的研究工作包括:(1)討論了該課題的研究背景和意義,建立了一個可靠的局部重構設計流程,包括對電路功能的Verilog HDL描述,靜態(tài)區(qū)域與動態(tài)區(qū)域的設計,配置實現(xiàn)與配置文件驗證等步驟;(2)結合CORDIC理論方法,使用流水線設計方式,設計了反正切運算的具體電路,能夠通過移位和加減法運算實現(xiàn)反正切運算,且誤差在系統(tǒng)允許范圍內;(3)實現(xiàn)了具有重構功能單元的ASIP的設計,能夠根據指令集要求,實現(xiàn)基本運算,并且能夠實現(xiàn)反正切運算和平方根運算的重構。對系統(tǒng)進行了仿真實驗,實驗證明,系統(tǒng)能夠實現(xiàn)硬件資源的分時復用,提高了邏輯資源的利用率。
[Abstract]:With the development of science and technology, the demand of data processing, represented by data-intensive applications, is becoming more and more complex. However, the traditional system design methods usually use general purpose processor or ASIC. Although the general purpose processor has the limitation of performance, although it can provide higher performance, its structure determines that it can not be modified after the completion of manufacture. Because of the lack of flexibility and high design cost, the FPGA with reconfigurable function unit has good flexibility and high performance, and can realize the time-sharing reuse of the internal logic resources of FPGA. The dynamic local reconfiguration technology can reconfigure the logic in the reconfigurable region and modify the function of the dynamic module online when the system works normally. It has the advantages of saving hardware resources and enhancing the flexibility of the system. In this paper, the Xilinx Virtex-6 XC6VSX315T chip is selected, and the ASIP design with reconfigurable function unit is realized on the system platform. The main research work in this paper includes: 1) the research background and significance of this subject are discussed, and a reliable local reconstruction design flow is established. Including the Verilog HDL description of circuit functions, the design of static and dynamic regions, configuration implementation and configuration file verification, etc.) combining with CORDIC theory and method, using pipeline design method, designed the specific circuit of the operation. The design of ASIP with reconfigurable function unit can be realized by shift and addition and subtraction operation, and the error is within the allowable range of the system. The basic operation can be realized according to the requirement of instruction set. The simulation results show that the system can realize the time-sharing reuse of hardware resources and improve the utilization of logic resources.
【學位授予單位】：西安電子科技大學
【學位級別】：碩士
【學位授予年份】：2015
【分類號】：TN402

【相似文獻】

相關期刊論文 前4條

1 張旭,寧汝新;產品功能信息模型研究[J];北京理工大學學報;1998年03期

2 王正成,潘曉弘,陳志勇;基于功能注冊的可重構管理系統(tǒng)研究[J];中國機械工程;2004年15期

3 郭琳云,尹項根,陳德樹,劉勇,王衛(wèi)宏,芮冬陽;就地功能單元監(jiān)控程序的設計[J];電力自動化設備;1999年03期

4 ;[J];;年期

相關碩士學位論文 前2條

1 賈楠;具有局部重構功能單元的ASIP設計[D];西安電子科技大學;2015年

2 李冬華;領域內可重構功能單元自動生成技術研究[D];國防科學技術大學;2006年

，

本文編號：1683101