本文關(guān)鍵詞：IP核驗(yàn)收平臺(tái)搭建與圖形用戶界面開發(fā)　出處：《哈爾濱工業(yè)大學(xué)》2015年碩士論文　論文類型：學(xué)位論文

  更多相關(guān)文章： IP核 數(shù)模混合 片上系統(tǒng) 驗(yàn)收平臺(tái) 圖形用戶界面

【摘要】：在IP核設(shè)計(jì)項(xiàng)目完成后或者是購(gòu)買到第三方IP核時(shí),需要對(duì)IP核進(jìn)行驗(yàn)收,以保證IP核集成到系統(tǒng)時(shí)功能的正確性。論文基于LEON3 So C搭建了IP核驗(yàn)收平臺(tái),實(shí)現(xiàn)對(duì)IP核的驗(yàn)收工作,然后為IP核驗(yàn)收平臺(tái)設(shè)計(jì)圖形用戶界面(Graphical User Interface,GUI),以簡(jiǎn)化驗(yàn)收平臺(tái)的使用,提高IP核的驗(yàn)收工作效率,達(dá)到減小產(chǎn)品開發(fā)周期以及上市時(shí)間(Time-to-Market)的目的。論文首先介紹基于LEON3處理器的So C平臺(tái)的體系結(jié)構(gòu)以及總線即插即用機(jī)制,并通過為L(zhǎng)EON3 So C平臺(tái)設(shè)計(jì)總線監(jiān)視器(Bus Monitor)、總線功能模型(Bus Function Model,BFM)以及測(cè)試平臺(tái)文件生成工具,提出一種數(shù)模混合仿真方案,能夠?qū)崿F(xiàn)對(duì)模擬IP核的驗(yàn)收,從而完成IP核驗(yàn)收平臺(tái)的搭建;在搭建的驗(yàn)收平臺(tái)基礎(chǔ)上,通過設(shè)計(jì)腳本文件,開發(fā)腳本命令,實(shí)現(xiàn)IP核的自動(dòng)化系統(tǒng)集成以及驗(yàn)收工作,并且能夠?yàn)槟MIP核的驗(yàn)收生成測(cè)試平臺(tái)文件;然后,論文使用Qt Creator軟件,為IP核驗(yàn)收平臺(tái)開發(fā)圖形用戶界面,以進(jìn)一步簡(jiǎn)化驗(yàn)收平臺(tái)的使用,提高IP核驗(yàn)收工作效率;最后,以數(shù)字IP核數(shù)字下變頻(Digital Down Converter,DDC)模塊和模擬IP核模數(shù)轉(zhuǎn)換器(Analog-to-Digital Converter,ADC)模塊作為實(shí)例,基于搭建的IP核驗(yàn)收平臺(tái)及其界面,實(shí)現(xiàn)對(duì)兩個(gè)IP核的驗(yàn)收。實(shí)驗(yàn)結(jié)果表明,使用開發(fā)的IP核驗(yàn)收平臺(tái)以及圖形用戶界面能夠自動(dòng)化完成IP核的系統(tǒng)集成與驗(yàn)收工作,驗(yàn)收工作者僅需要提供必要的IP核信息,而不需要掌握驗(yàn)收平臺(tái)的具體結(jié)構(gòu),就能夠完成對(duì)IP核的驗(yàn)收,有效簡(jiǎn)化了IP核的驗(yàn)收工作,提高了IP核的驗(yàn)收工作效率,一方面保證了IP核質(zhì)量,另一方面減少了產(chǎn)品的開發(fā)周期以及產(chǎn)品上市時(shí)間。
[Abstract]:In the design of IP core after the completion of the project or to buy third IP core, the need for acceptance of nuclear IP, in order to ensure the correctness of the system is integrated into the IP kernel function. Based on the LEON3 So C to build the IP platform to achieve nuclear inspection work for approval, the IP kernel, and then IP acceptance platform the design of graphical user interface (Graphical User Interface, GUI), with the use of simplified approval platform, improve the IP core acceptance of work efficiency, reduce the product development cycle and time to market (Time-to-Market). The purpose of this thesis first introduces the architecture of LEON3 So platform and C bus based on plug and play mechanism, and through the for the design of LEON3 bus So C platform (Bus, Monitor) monitor bus function model (Bus Function Model, BFM) and test platform document generation tools, put forward a hybrid simulation program, can realize the simulation of IP nuclear test In order to complete the collection, build IP platform in nuclear acceptance; acceptance platform built, through the design of script file, development script command, the realization of IP core automation system integration and acceptance work, and for the simulation of IP nuclear generating test platform approval documents; then, we use Qt Creator software for IP nuclear inspection the graphical user interface development platform, to further simplify the use approval platform, improve the IP nuclear inspection work efficiency; finally, the digital IP core digital down conversion (Digital Down, Converter, DDC) IP core module and analog analog-to-digital converter (Analog-to-Digital Converter ADC) module as an example, to build the IP platform and interface based on the acceptance of nuclear. To achieve the two IP nuclear inspection. The experimental results show that with the development of the nuclear IP approval platform and graphical user interface to complete the automation system integration and acceptance of IP core, test Workers received only IP nuclear information needed, without the need to grasp the specific structure of approval platform, will be able to complete the acceptance of nuclear IP, to simplify the approval of IP core, IP core to improve acceptance of work efficiency, ensure the quality of nuclear IP on the one hand, on the other hand, reduce the product development cycle and time to market.

【學(xué)位授予單位】：哈爾濱工業(yè)大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2015
【分類號(hào)】：TN402

【參考文獻(xiàn)】

相關(guān)期刊論文 前2條

1 吳洪江,鄭濱;SOC的現(xiàn)狀與發(fā)展[J];半導(dǎo)體情報(bào);2001年04期

2 鄭繼榮,彭虹;基于COMIP系統(tǒng)平臺(tái)的SoC驗(yàn)證方法[J];中國(guó)集成電路;2005年03期

，

本文編號(hào)：1383063