匹配GPU編程架構(gòu)的直流故障篩選算法設(shè)計(jì)
發(fā)布時(shí)間:2018-08-09 13:04
【摘要】:首先,介紹了基于直流潮流模型的故障篩選算法;然后,基于GPU的軟硬件架構(gòu)特點(diǎn),提出了在任務(wù)分配、PCIe總線數(shù)據(jù)交互、線程分配方式、內(nèi)存訪問(wèn)模式4個(gè)方面GPU算法設(shè)計(jì)應(yīng)遵循的通用準(zhǔn)則;最后,對(duì)GPU加速的故障篩選算法進(jìn)行了詳細(xì)設(shè)計(jì)和優(yōu)化,提出了一種匹配GPU編程架構(gòu)的并行直流故障篩選算法。算例分析結(jié)果表明,所提算法計(jì)算9 241節(jié)點(diǎn)算例的絕對(duì)執(zhí)行時(shí)間僅為188 ms,相對(duì)于6核心CPU算法取得了11倍加速;所提4個(gè)設(shè)計(jì)準(zhǔn)則具有通用性,可被應(yīng)用于其他電力系統(tǒng)算法的GPU加速。
[Abstract]:First of all, the fault screening algorithm based on DC power flow model is introduced, and then, based on the characteristics of hardware and software architecture of GPU, the data interaction and thread allocation mode of PCIe bus in task allocation are proposed. Four aspects of memory access mode GPU algorithm design should follow the general criteria. Finally, the GPU accelerated fault screening algorithm is designed and optimized in detail, and a parallel DC fault screening algorithm matching GPU programming architecture is proposed. The simulation results show that the absolute execution time of the proposed algorithm is only 188ms, which is 11 times faster than that of the 6 core CPU algorithm, and the four design criteria are universal. GPU acceleration can be applied to other power system algorithms.
【作者單位】: 華南理工大學(xué)電力學(xué)院;廣東電網(wǎng)有限責(zé)任公司電力調(diào)度控制中心;國(guó)電南瑞科技股份有限公司;
【基金】:國(guó)家自然科學(xué)基金資助項(xiàng)目(51177019)~~
【分類號(hào)】:TM74
本文編號(hào):2174159
[Abstract]:First of all, the fault screening algorithm based on DC power flow model is introduced, and then, based on the characteristics of hardware and software architecture of GPU, the data interaction and thread allocation mode of PCIe bus in task allocation are proposed. Four aspects of memory access mode GPU algorithm design should follow the general criteria. Finally, the GPU accelerated fault screening algorithm is designed and optimized in detail, and a parallel DC fault screening algorithm matching GPU programming architecture is proposed. The simulation results show that the absolute execution time of the proposed algorithm is only 188ms, which is 11 times faster than that of the 6 core CPU algorithm, and the four design criteria are universal. GPU acceleration can be applied to other power system algorithms.
【作者單位】: 華南理工大學(xué)電力學(xué)院;廣東電網(wǎng)有限責(zé)任公司電力調(diào)度控制中心;國(guó)電南瑞科技股份有限公司;
【基金】:國(guó)家自然科學(xué)基金資助項(xiàng)目(51177019)~~
【分類號(hào)】:TM74
【相似文獻(xiàn)】
相關(guān)期刊論文 前3條
1 馬軍海,鄭萬(wàn)明;電阻抗層析成像(EIT)的算法設(shè)計(jì)(Ⅲ)[J];天津商學(xué)院學(xué)報(bào);1996年01期
2 花新樂(lè);張騫;付文杰;張旭東;王石;王清亮;栗軍;;計(jì)算電纜優(yōu)化分割問(wèn)題的全局啟發(fā)-兩層求解算法[J];電網(wǎng)技術(shù);2012年06期
3 ;[J];;年期
,本文編號(hào):2174159
本文鏈接:http://sikaile.net/kejilunwen/dianlidianqilunwen/2174159.html
最近更新
教材專著