本文選題：LCD電視(liquid + crystal　； 參考：《山東大學》2013年碩士論文

【摘要】：電視機的核心器件之一就是電視顯示處理SOC (System on Chip)芯片,此核心處理芯片以前一直被臺灣及歐美企業(yè)所壟斷,臺灣公司有Mstar、Mtk、Realtek、 NovaTek等,歐美公司有Philips、Trident、Marvell、QualComm、Broadcom等。這些公司在技術(shù)上處于領(lǐng)先地位,掌握處理器、解碼器和畫質(zhì)處理等核心技術(shù),并且方案配套軟件比較完備。為了打破國內(nèi)企業(yè)對外來電視SOC芯片的依賴格局,海信集團率先從事電視芯片的自主研發(fā)。通過多年的研發(fā),海信成功開發(fā)了國內(nèi)首枚自主知識產(chǎn)權(quán)的電視視頻后處理芯片VPE1X,并通過成功開發(fā)系列化視頻處理芯片,打破了國外企業(yè)在數(shù)字電視領(lǐng)域的壟斷地位,促進了國產(chǎn)數(shù)字電視SOC芯片方案的推廣應用。 芯片設計需要集成各種復雜的多媒體處理算法；因為SOC的高集成度,可測試設計、低功耗設計是個很大的挑戰(zhàn)；深亞微米生產(chǎn)、制造工藝要求高；芯片內(nèi)嵌操作系統(tǒng),軟件集成度、復雜度迅速增長；芯片設計、驗證的方法也隨著工藝的進步有很大的改變�？梢�,多媒體芯片的設計是一個復雜的系統(tǒng)工程,需要協(xié)調(diào)算法、硬件、軟件、系統(tǒng)、制造等各個部門的工作,同時在設計過程中,還需要各種工具軟件的支持,設計后的流片驗證也必須積極和外包廠家進行交流配合。為了提高國內(nèi)IC (integrated circuit)設計及驗證水平,本課題針對芯片的設計驗證平臺進行研究開發(fā),目的在于提高芯片的開發(fā)效率,降低芯片的流片風險,提高芯片開發(fā)的技術(shù)積累。 本課題基于海信集團液晶電視SOC系列芯片的開發(fā),主要承擔電視芯片的FPGA (Field-Programmable Gate Array)開發(fā)平臺的設計與實現(xiàn)及SOC整機平臺的開發(fā)。在論文中詳細介紹了FPGA系統(tǒng)設計、模塊設計及測試驗證,重點完成了電視SOC芯片系統(tǒng)原理知識總結(jié)、FPGA硬件系統(tǒng)設計、FPGA仿真驗證平臺Xilinx Virtex-5的開發(fā)設計、FPGA軟件系統(tǒng)設計、FPGA仿真系統(tǒng)平臺性能對比等工作。FPGA驗證平臺覆蓋了大多數(shù)芯片的模塊功能的驗證,同時嚴格按照《海信內(nèi)銷機開發(fā)規(guī)范》的要求,完成了SOC芯片方案整機平臺的開發(fā),保證了SOC芯片系統(tǒng)解決方案產(chǎn)品實現(xiàn)產(chǎn)業(yè)化。
[Abstract]:One of the core components of TV is the TV display processing SOC system on Chipchip, which has been monopolized by Taiwan and European and American companies, such as MstarMtkTK Realtek, NovaTek, and PhilipsTridentMarvelll QualCommBroadcom, etc. These companies are leading in technology, mastering core technologies such as processors, decoders and quality processing, and complete software packages. In order to break the dependence of domestic enterprises on foreign TV SOC chips, Hisense Group took the lead in independent R & D of TV chips. Through many years of research and development, Hisense successfully developed the first independent intellectual property rights of the domestic television video post-processing chip VPE1X. through the successful development of serial video processing chips, it broke the monopoly position of foreign enterprises in the field of digital television. It promotes the popularization and application of the SOC chip scheme of domestic digital TV. Chip design needs to integrate a variety of complex multimedia processing algorithms; because SOC is highly integrated, testable design, low power design is a great challenge; deep submicron production, manufacturing process requirements; embedded operating system, The complexity of software is increasing rapidly, and the methods of chip design and verification have changed greatly with the progress of technology. It can be seen that the design of multimedia chips is a complex system engineering, which needs to coordinate the work of various departments, such as algorithms, hardware, software, systems, manufacturing and so on. At the same time, in the design process, it also needs the support of various tools and software. After the design of the flow sheet verification must also be active and outsourcing manufacturers to communicate with each other. In order to improve the level of IC / IC circuit design and verification in China, the research and development of chip design and verification platform is carried out in this paper. The purpose of this research is to improve the efficiency of chip development, reduce the risk of chip streaming, and improve the technology accumulation of chip development. Based on the development of LCD TV SOC series chips in Hisense Group, this paper mainly deals with the design and implementation of FPGA Field-Programmable Gate Arrayplatform for TV chips and the development of SOC platform. In this paper, FPGA system design, module design and test verification are introduced in detail. The development of FPGA simulation and verification platform Xilinx Virtex-5 FPGA software system design FPGA simulation platform performance comparison and so on. FPGA verification platform covers most of the work. Verification of module function of digital chip, At the same time, according to the requirements of Hisense domestic Marketing Machine Development Standard, the development of SOC chip scheme platform is completed, which ensures the industrialization of SOC chip system solution product.
【學位授予單位】：山東大學
【學位級別】：碩士
【學位授予年份】：2013
【分類號】：TN949.197;TN47

【參考文獻】

相關(guān)期刊論文 前1條

1 周立波;;基于FPGA的高速字符識別系統(tǒng)[J];中國新技術(shù)新產(chǎn)品;2012年22期

，

本文編號：2047907