高速串行收發(fā)系統(tǒng)關鍵模塊的研究
發(fā)布時間：2018-12-09 12:42
【摘要】：高速串行數(shù)據(jù)傳輸要求數(shù)據(jù)信號在傳輸線上以單比特形式連續(xù)傳送,而提高單個數(shù)據(jù)lane傳輸帶寬的方法是盡量提高時鐘頻率,但是,增大時鐘頻率會引起嚴重的碼間干擾,高頻分量被嚴重損耗,而且傳輸數(shù)據(jù)中長連續(xù)的0或1會使信號下一刻反向跳變值不足,傳輸線路直流平衡性變差,接收端鎖定時鐘變的更加困難,這都將降低數(shù)據(jù)傳輸率。本文主要做了如下工作:1.在對數(shù)據(jù)流經(jīng)的發(fā)送端、傳輸線和接收端的各個模塊詳細分析的基礎上,提出了發(fā)送端電路設計架構,劃分數(shù)字電路和模擬電路部分,定義設計整體和各模塊的端口信號,性能指標,各采用數(shù)字電路和模擬電路設計方法實現(xiàn)。2.針對傳輸線直流平衡性和時鐘相位差問題,采用數(shù)字電路半定制設計方法實現(xiàn)了等時同步FIFO、8B/10B編碼器和串化器,其中編碼過程分解為3B/4B和5B/6B編碼,并設置有效數(shù)據(jù)字符和控制字符選擇信號,以及運行不一致性指示信號,有效地打亂傳輸數(shù)據(jù)中長連續(xù)0或1,為接收端鎖定時鐘提供足夠的信號躍變;3.針對碼間干擾問題,設計具有預加重功能的驅動電路,補償高頻分量在傳輸線上的損耗。在傳統(tǒng)LVDS驅動電路基礎上,(1)添加并聯(lián)分流組件,減小總電阻,增大負載電流;(2)添加第二電流源,增加負載電流值;(3)并聯(lián)兩個CML電路,并將其中一個輸出延遲一定時間實現(xiàn)加重信號。半定制設計方法實現(xiàn)數(shù)字電路部分,采用Verilog HDL描述其功能,用Modelsim做功能仿真,并在130nm CMOS工藝下,DC軟件綜合映射其門級網(wǎng)表,分析導出的面積、功耗、時序等報告。LVDS和CML驅動電路本設計采用Virtuoso軟件在130nm CMOS工藝下,實現(xiàn)電路結構,在Hspice軟件模擬仿真達到3.125Gbps傳輸帶寬,通過添加合適的負載電容,調整mos管的寬長比,減小毛刺,達到最優(yōu)效果。
[Abstract]:High speed serial data transmission requires the data signal to be transmitted continuously in the form of single bit on the transmission line. The method of increasing the transmission bandwidth of single data lane is to increase the clock frequency as far as possible, but increasing the clock frequency will cause serious inter-symbol interference. The high frequency component is seriously lost, and the long and continuous 0 or 1 in the transmission data will make the reverse jump value of the signal at the next moment insufficient, the DC balance of the transmission line will become worse, and the lock clock of the receiver will become more difficult, which will reduce the data transmission rate. The main work of this paper is as follows: 1. On the basis of the detailed analysis of each module of the transmitting end, transmission line and receiving end of the data flow, this paper puts forward the design architecture of the transmitter circuit, divides the digital circuit and the analog circuit, and defines the whole design and the port signal of each module. Performance index, each using digital circuit and analog circuit design method to achieve. 2. In order to solve the problem of DC balance and clock phase difference of transmission line, an isochronous synchronous FIFO,8B/10B encoder and serializer is implemented by using digital circuit semi-custom design method, in which the encoding process is decomposed into 3B/4B and 5B/6B codes. Effective data characters and control character selection signals are set, and inconsistency indication signals are run to effectively disrupt the length of 0 or 1 in the transmitted data, so as to provide sufficient signal jump for the lock clock at the receiving end. 3. To solve the problem of inter-symbol interference (ISI), a driving circuit with preweighting function is designed to compensate the loss of high-frequency components on transmission lines. On the basis of the traditional LVDS drive circuit, (1) adding shunt component to reduce the total resistance and increase the load current, (2) adding the second current source to increase the load current value; (3) parallel two CML circuits, and delay one of them to realize the accentuation signal. The semi-custom design method is used to realize the digital circuit. Verilog HDL is used to describe the function, and Modelsim is used to simulate the function. Under the 130nm CMOS process, the DC software synthetically maps its gate network table, and analyzes the area and power consumption derived. The design of LVDS and CML driver circuit uses Virtuoso software under 130nm CMOS technology to realize the circuit structure, in the Hspice software simulation to achieve 3.125Gbps transmission bandwidth, through the addition of appropriate load capacitance, adjust the mos tube width ratio, Reduce the burr to achieve the best effect.
【學位授予單位】：國防科學技術大學
【學位級別】：碩士
【學位授予年份】：2014
【分類號】：TN919.3
本文編號：2369380
[Abstract]:High speed serial data transmission requires the data signal to be transmitted continuously in the form of single bit on the transmission line. The method of increasing the transmission bandwidth of single data lane is to increase the clock frequency as far as possible, but increasing the clock frequency will cause serious inter-symbol interference. The high frequency component is seriously lost, and the long and continuous 0 or 1 in the transmission data will make the reverse jump value of the signal at the next moment insufficient, the DC balance of the transmission line will become worse, and the lock clock of the receiver will become more difficult, which will reduce the data transmission rate. The main work of this paper is as follows: 1. On the basis of the detailed analysis of each module of the transmitting end, transmission line and receiving end of the data flow, this paper puts forward the design architecture of the transmitter circuit, divides the digital circuit and the analog circuit, and defines the whole design and the port signal of each module. Performance index, each using digital circuit and analog circuit design method to achieve. 2. In order to solve the problem of DC balance and clock phase difference of transmission line, an isochronous synchronous FIFO,8B/10B encoder and serializer is implemented by using digital circuit semi-custom design method, in which the encoding process is decomposed into 3B/4B and 5B/6B codes. Effective data characters and control character selection signals are set, and inconsistency indication signals are run to effectively disrupt the length of 0 or 1 in the transmitted data, so as to provide sufficient signal jump for the lock clock at the receiving end. 3. To solve the problem of inter-symbol interference (ISI), a driving circuit with preweighting function is designed to compensate the loss of high-frequency components on transmission lines. On the basis of the traditional LVDS drive circuit, (1) adding shunt component to reduce the total resistance and increase the load current, (2) adding the second current source to increase the load current value; (3) parallel two CML circuits, and delay one of them to realize the accentuation signal. The semi-custom design method is used to realize the digital circuit. Verilog HDL is used to describe the function, and Modelsim is used to simulate the function. Under the 130nm CMOS process, the DC software synthetically maps its gate network table, and analyzes the area and power consumption derived. The design of LVDS and CML driver circuit uses Virtuoso software under 130nm CMOS technology to realize the circuit structure, in the Hspice software simulation to achieve 3.125Gbps transmission bandwidth, through the addition of appropriate load capacitance, adjust the mos tube width ratio, Reduce the burr to achieve the best effect.
【學位授予單位】：國防科學技術大學
【學位級別】：碩士
【學位授予年份】：2014
【分類號】：TN919.3
【相似文獻】
相關期刊論文 前10條
1 潘登;韓琳;;關于高速差分信號匹配的研究[J];電子設計應用;2009年08期
2 王征宇;章少云;;差分信號的測量方法[J];電子與封裝;2013年01期
3 何浩然;端接未使用的低電壓差分信號總線輸入[J];今日電子;2004年03期
4 郭浩;黎福海;;高速USB2.0設備的PCB板設計[J];單片機與嵌入式系統(tǒng)應用;2006年05期
5 胡象源;;TV信號的多路傳輸及帶寬壓縮[J];電訊技術;1987年04期
6 李玉生,冼澤,劉樹彬;關于差分信號匹配的探討[J];計量技術;2005年10期
7 趙增輝;劉中友;彭圻平;;高速差分信號的互連設計[J];無線電通信技術;2010年01期
8 李向陽,楊樹元;低擺幅差分信號的分析方法[J];電子技術;2003年08期
9 苗世洪;彭克柱;;MAX1483在串行通信中的應用[J];電氣自動化;1999年04期
10 孫婷婷;;高速LVDS連接器的研制[J];光纖與電纜及其應用技術;2009年05期
相關碩士學位論文 前4條
1 曾龍;用于高速SerDes接口的編解碼及收發(fā)電路設計[D];電子科技大學;2015年
2 寧源;2.5Gbps高速VML接口電路的設計與研究[D];西安電子科技大學;2015年
3 聶林川;高速串行收發(fā)系統(tǒng)關鍵模塊的研究[D];國防科學技術大學;2014年
4 宋娟;基于串行通道的高速通信方法設計與實現(xiàn)[D];太原理工大學;2014年
，本文編號：2369380
本文鏈接：http://sikaile.net/kejilunwen/wltx/2369380.html
最近更新
教材專著
