【摘要】：隨著數(shù)字技術(shù)的飛速發(fā)展,研發(fā)性能優(yōu)異、高效穩(wěn)定的數(shù)據(jù)采集裝置具有重要意義。雷達是應用數(shù)字技術(shù)的典型范例,對雷達信號進行采集、存儲,為后續(xù)雷達信號處理算法研究提供素材具有重要意義�；诖�,本文設(shè)計了一款以FPGA為核心、通過人機交互界面控制雷達信號采集與記錄的數(shù)據(jù)采集裝置。論文介紹了國內(nèi)外數(shù)字采集領(lǐng)域的相關(guān)產(chǎn)品,對采集系統(tǒng)的性能和技術(shù)指標進行歸納,提出以Altera公司的EP3C10E144C7FPGA為調(diào)度控制核心的雷達圖像信號采集與記錄裝置的總體設(shè)計方案。該系統(tǒng)的硬件部分主要包括電源電路、AD采樣電路、信號調(diào)理電路、PLL鎖相環(huán)電路、隔離電路、FPGA最小系統(tǒng)電路以及PCI總線電路等。主要完成對雷達視頻回波信號的模數(shù)轉(zhuǎn)換、數(shù)據(jù)緩存、采樣時鐘頻率調(diào)節(jié)、將采樣數(shù)據(jù)上傳上位機等功能。用戶可通過人機交互界面,發(fā)出控制指令并設(shè)置采樣系統(tǒng)參數(shù),將視頻回波模擬信號轉(zhuǎn)化為數(shù)字信號,通過雙口 RAM緩存后以PCI總線為通道上傳至計算機硬盤,從而實現(xiàn)了對雷達圖像信號的采集和存儲。以LabWindows/CVI為工具開發(fā)數(shù)據(jù)采集系統(tǒng)人機交互界面應用程序,對系統(tǒng)硬件進行調(diào)試,并對數(shù)據(jù)采集系統(tǒng)的性能進行測試,對整體系統(tǒng)的功能實現(xiàn)進行了驗證,證實了系統(tǒng)能夠?qū)走_視頻回波信號進行采集與記錄。
[Abstract]:With the rapid development of digital technology, it is of great significance to develop a data acquisition device with excellent performance and high efficiency and stability. Radar is a typical example of the application of digital technology. It is of great significance to collect and store radar signals and provide materials for the subsequent research of radar signal processing algorithms. Based on this, this paper designs a data acquisition device based on FPGA, which controls radar signal acquisition and recording through man-machine interface. This paper introduces the related products in the field of digital acquisition at home and abroad, summarizes the performance and technical index of the acquisition system, and puts forward the overall design scheme of radar image signal acquisition and recording device with EP3C10E144C7FPGA of Altera company as the core of dispatching control. The hardware of the system mainly includes power supply circuit, AD sampling circuit, signal conditioning circuit, PLL circuit, isolation circuit, FPGA minimum system circuit and PCI bus circuit. The functions of analog-to-digital conversion of radar video echo signal, data cache, sampling clock frequency adjustment, and uploading of sampling data to upper computer are mainly completed. The user can send out the control instruction and set the parameters of the sampling system through the man-machine interface, convert the analog signal of video echo into digital signal, upload it to the computer hard disk via the double-port RAM buffer and then upload it to the computer hard disk with the PCI bus as the channel. Thus the acquisition and storage of radar image signal are realized. The man-machine interface application program of the data acquisition system is developed with LabWindows/CVI, the hardware of the system is debugged, the performance of the data acquisition system is tested, and the function realization of the whole system is verified. It is proved that the system can collect and record radar video echo signal.
【學位授予單位】：哈爾濱工程大學
【學位級別】：碩士
【學位授予年份】：2014
【分類號】：TN957.5

【參考文獻】

相關(guān)期刊論文 前10條

1 馬超;皮亦鳴;;基于PCI9054的PCI接口數(shù)據(jù)通信系統(tǒng)[J];中國科技論文在線;2008年01期

2 胡宏平;胡兵;;基于FPGA的雙口RAM在信號采集中的應用[J];微計算機信息;2007年35期

3 葉衛(wèi)東;曹照連;;基于FPGA的數(shù)據(jù)采集系統(tǒng)設(shè)計[J];現(xiàn)代電子技術(shù);2005年24期

4 童鵬;吳新建;;PCI9054芯片接口設(shè)計中若干問題的深入研究[J];電子技術(shù)應用;2005年10期

5 張方華,嚴仰光;一族正反激組合式雙向DC-DC變換器[J];中國電機工程學報;2004年05期

6 季強,劉利強;雙口RAM在數(shù)據(jù)采集系統(tǒng)中的應用[J];應用科技;2004年05期

7 靳孝峰;光電耦合器的兩種實用電路[J];中州煤炭;2004年02期

8 瞿世尊 ,陳健;PCI9054在PCI總線高速數(shù)據(jù)采集中的應用[J];電子技術(shù);2004年02期

9 房磊,張煥春,經(jīng)亞枝;FPGA的配置及接口電路[J];世界電子元器件;2003年11期

10 彭杰,汪國有,張?zhí)煨?PCI9054本地總線控制可編程邏輯設(shè)計[J];計算機仿真;2003年09期

相關(guān)碩士學位論文 前2條

1 胡志東;基于PCI總線通用數(shù)字信號處理卡的研究[D];南京理工大學;2005年

2 顧友華;基于虛擬儀器的綜合測試系統(tǒng)開發(fā)[D];西北工業(yè)大學;2004年

，

本文編號：2320780