本文選題：數(shù)字信號處理 + 零中頻技術(shù)　； 參考：《電子科技大學》2014年碩士論文

【摘要】：隨著軟件無線電技術(shù)的興起和數(shù)字信號處理芯片的飛速發(fā)展,發(fā)展我軍的射頻數(shù)字化設(shè)備已成為必然。短波數(shù)字化接收/激勵器的概念是設(shè)備的數(shù)字化部分由中頻部分延伸至射頻部分。短波數(shù)字化接收激勵器的工作原理分為接收和激勵兩個方面。接收方面:采用一個高中頻的接收方案,將接收的2~30MHz的射頻信號變換成中頻信號;采用中頻數(shù)字化處理技術(shù)將中頻調(diào)制、組幀、傳輸、解幀、解調(diào)成音頻信號。激勵方面:采用零中頻的方案,采樣3KHz內(nèi)的音頻信號,經(jīng)過采樣、調(diào)制、組幀、傳輸、解幀、解調(diào)、調(diào)制成2~30MHz射頻信號。本文首先簡要介紹了論文的選題背景,然后著重討論了研究數(shù)字化接收/激勵器的必要性、目的和意義。其次,給出短波接收/激勵器的總體設(shè)計思想,然后根據(jù)數(shù)字式接收/激勵器設(shè)計的基本理論,構(gòu)建了硬件平臺,給出了軟件設(shè)計思想,闡述了關(guān)鍵器件;研究了零中頻技術(shù)的設(shè)計方法和技術(shù)難點,給出了實施的效果;介紹了平臺的SSB、AM、CW、信號電平估計、AGC控制、判決反饋均衡器的設(shè)計方法及接收激勵器的控制臺。最后,通過對HF收發(fā)信機的研究,提高了短波接收/激勵器的數(shù)字化程度,改變了過去數(shù)字化設(shè)備必須經(jīng)過中頻然后模擬搬移到射頻的傳統(tǒng)模式,實現(xiàn)了直接從基帶信號經(jīng)數(shù)字化處理到射頻。研制的數(shù)字化接收激勵器,功能完備;性能指標符合技術(shù)規(guī)格書要求。本設(shè)計的優(yōu)點主要有:整個設(shè)備采用了一個高中頻接收和發(fā)零中頻的方案,簡化了電路,減少組合頻率,提高了指標;數(shù)字中LVDS總線傳輸技術(shù)的運用提高了數(shù)字化程度;數(shù)字中頻的正交調(diào)制、解調(diào)技術(shù),提高了抗干擾能力;通過差分總線對本接收/激勵器進行控制,改變了傳統(tǒng)的離散線控制的方式,提高了抗干擾性能;整個設(shè)備的功能完全由軟件控制,調(diào)試簡便,不僅增強了設(shè)備的靈活性,而且縮短了升級周期,降低了升級成本。本文所研制的短波數(shù)字化接收/激勵器性能較優(yōu),并且已經(jīng)應用于實踐。
[Abstract]:With the rise of software radio technology and the rapid development of digital signal processing chips, it is necessary to develop the radio frequency digital equipment of our army. The concept of short wave digital receiving / exciter is that the digital part of the equipment extends from intermediate frequency to RF part. The working principle of short wave digital receiving exciter is divided into reception and excitation. Two aspects. Reception: using a high and medium frequency reception scheme, the radio frequency signals received by 2~30MHz are converted into intermediate frequency signals, and intermediate frequency digital processing technology is used to modulate the intermediate frequency, frame, transmit, frame and demodulate the audio signal. System, frame, transmission, frame, demodulation and modulation into 2~30MHz radio frequency signal. Firstly, this paper briefly introduces the background of the thesis, then focuses on the necessity, purpose and significance of studying the digital receiving / exciter. Secondly, it gives the overall design idea of the short wave receiver / exciter, and then according to the digital receiver / exciter design basis. In this theory, the hardware platform is constructed, the idea of software design is given, the key devices are expounded, the design methods and technical difficulties of zero intermediate frequency technology are studied and the effect of the implementation is given. The design method of the SSB, AM, CW, signal level estimation, AGC control, the design method of the decision feedback equalizer and the console of the receiving exciter are introduced. Finally, the method is passed. The study of HF transceiver improves the digital degree of the short wave receiver / exciter. It changes the traditional mode that the digital equipment must pass through the intermediate frequency and then simulates the moving to the radio frequency. It realizes the digital processing of the baseband signal to the radio frequency. The digital receiving exciter has complete function and the performance index is in line with the technology. The advantages of this design are as follows: the whole device has a high school frequency reception and zero intermediate frequency scheme, which simplifies the circuit, reduces the combination frequency and improves the index; the digital LVDS bus transmission technology improves the digitalization degree; the digital medium frequency quadrature modulation, demodulation technology improves the anti-interference ability; The differential bus controls the receiver / actuator, changes the traditional discrete line control method and improves the anti-interference performance. The function of the whole device is controlled by software and easy to debug. It not only enhances the flexibility of the equipment, but also shortens the upgrade cycle and reduces the cost of upgrading. The short wave digital reception / excitation developed in this paper has been developed in this paper. The exciter is superior in performance and has been applied to practice.
【學位授予單位】：電子科技大學
【學位級別】：碩士
【學位授予年份】：2014
【分類號】：TN915.05

【參考文獻】

相關(guān)期刊論文 前2條

1 吳自信,張嗣忠;異步FIFO結(jié)構(gòu)及FPGA設(shè)計[J];單片機與嵌入式系統(tǒng)應用;2003年08期

2 章堅武;朱德生;沈琪琪;;高頻速率自適應系統(tǒng)[J];軍事通信技術(shù);1987年02期

相關(guān)碩士學位論文 前1條

1 王興通;基于TMS320C6416DSP的實時視頻圖像處理系統(tǒng)的研制[D];東北師范大學;2005年

，

本文編號：1935227