發(fā)布時(shí)間：2018-01-20 03:25

  本文關(guān)鍵詞： 高速接口 PCIe WinDriver 千兆以太網(wǎng)口 Winpcap　出處：《西安電子科技大學(xué)》2014年碩士論文　論文類(lèi)型：學(xué)位論文

【摘要】：隨著系統(tǒng)性能、功能和帶寬的提高,高速數(shù)據(jù)采集與記錄以及其他數(shù)據(jù)處理的數(shù)據(jù)吞吐量都日益增長(zhǎng)。因此通過(guò)研究發(fā)展新的高速接口技術(shù)來(lái)解決帶寬限制和高速傳輸這些關(guān)鍵問(wèn)題是一種必然趨勢(shì)和迫切的需求。FPGA已發(fā)展成為實(shí)現(xiàn)數(shù)字系統(tǒng)的主流平臺(tái)之一,廣泛應(yīng)用于信號(hào)處理及通信等各個(gè)領(lǐng)域。FPGA在信號(hào)處理時(shí)可并行運(yùn)行,處理速度快,但不適合實(shí)現(xiàn)高精度復(fù)雜的運(yùn)算處理。而PC計(jì)算機(jī)具備相當(dāng)強(qiáng)大的計(jì)算和數(shù)據(jù)處理能力,所以通常情況下會(huì)將需要進(jìn)行高精度復(fù)雜的計(jì)算交由計(jì)算機(jī)負(fù)責(zé)處理。這就涉及到FPGA與PC間進(jìn)行大量數(shù)據(jù)的傳輸問(wèn)題,因此構(gòu)建PC機(jī)與FPGA的高速數(shù)據(jù)傳輸系統(tǒng)成為當(dāng)前的研究趨勢(shì)。本文根據(jù)當(dāng)前研究趨勢(shì)和實(shí)際科研項(xiàng)目要求,對(duì)PCIe和千兆以太網(wǎng)進(jìn)行了深入研究,并設(shè)計(jì)了PCIe DMA數(shù)據(jù)傳輸系統(tǒng)和千兆以太網(wǎng)數(shù)據(jù)傳輸系統(tǒng)來(lái)實(shí)現(xiàn)FPGA與PC機(jī)之間的數(shù)據(jù)通信。本文的具體工作如下:1.深入研究PCIe和千兆以太網(wǎng),了解PCIe和千兆以太網(wǎng)的技術(shù)優(yōu)勢(shì),具體分析PCIe和千兆以太網(wǎng)的傳輸協(xié)議,詳細(xì)說(shuō)明PCIe TLP數(shù)據(jù)包格式和以太網(wǎng)標(biāo)準(zhǔn)數(shù)據(jù)幀格式。2.完成PCIe DMA數(shù)據(jù)傳輸系統(tǒng)設(shè)計(jì)。設(shè)計(jì)方案主要包括兩大部分,分別是FPGA端Verilog邏輯模塊開(kāi)發(fā)以及PC端的驅(qū)動(dòng)和C應(yīng)用程序開(kāi)發(fā)。FPGA端基于PCIe IP Core完成了發(fā)送接收引擎模塊、寄存器讀寫(xiě)控制模塊和FIFO讀寫(xiě)控制模塊的設(shè)計(jì)。定義了相應(yīng)模塊的接口,并分析了數(shù)據(jù)傳輸?shù)臅r(shí)序。PC端采用WinDriver進(jìn)行PCIe的驅(qū)動(dòng)開(kāi)發(fā),并根據(jù)WinDriver提供的驅(qū)動(dòng)API函數(shù)完成C應(yīng)用程序的設(shè)計(jì)。3.完成千兆以太網(wǎng)數(shù)據(jù)傳輸系統(tǒng)設(shè)計(jì)。設(shè)計(jì)方案也主要包括兩大部分,分別是FPGA端Verilog邏輯模塊開(kāi)發(fā)以及PC端Winpcap應(yīng)用程序開(kāi)發(fā)。FPGA端基于嵌入式三態(tài)以太網(wǎng)MAC IP Core,設(shè)計(jì)了發(fā)送接收引擎模塊、FIFO讀寫(xiě)控制模塊和物理接口模塊。定義了相應(yīng)模塊的接口,并分析了數(shù)據(jù)傳輸經(jīng)過(guò)LocalLink接口和Client用戶接口上的傳輸時(shí)序。PC端采用Winpcap提供的網(wǎng)絡(luò)編程完成了C應(yīng)用程序的設(shè)計(jì),實(shí)現(xiàn)了捕獲FPGA端發(fā)送的數(shù)據(jù)包以及發(fā)送原始數(shù)據(jù)包至FPGA端的功能。4.PCIe DMA數(shù)據(jù)傳輸系統(tǒng)和千兆以太網(wǎng)數(shù)據(jù)傳輸系統(tǒng)在Xilinx ML507開(kāi)發(fā)板上進(jìn)行了性能測(cè)試。記錄FPGA與PC間進(jìn)行讀寫(xiě)測(cè)試的結(jié)果,驗(yàn)證這兩個(gè)系統(tǒng)的可用性和穩(wěn)定性,最后分析了影響系統(tǒng)傳輸速率的原因以及系統(tǒng)目前仍存在的不足。本文設(shè)計(jì)的PCIe DMA數(shù)據(jù)傳輸系統(tǒng)和千兆以太網(wǎng)數(shù)據(jù)傳輸系統(tǒng)基本實(shí)現(xiàn)了FPGA與PC間大量數(shù)據(jù)的快速傳輸,對(duì)后續(xù)科研做出了一定的貢獻(xiàn)。
[Abstract]:With the improvement of system performance, function and bandwidth. The data throughput of high speed data acquisition and recording and other data processing is increasing, so it is an inevitable trend to solve the key problems of bandwidth limitation and high speed transmission by researching and developing new high speed interface technology. FPGA has become one of the mainstream platforms to realize digital system. FPGA is widely used in various fields such as signal processing and communication. FPGA can run in parallel in signal processing, and the processing speed is high. But it is not suitable for high precision and complex operation, and PC computer has quite powerful computing and data processing ability. Therefore, the computer is usually responsible for the complex computation with high accuracy, which involves a large amount of data transmission between FPGA and PC. Therefore, the construction of high-speed data transmission system between PC and FPGA has become the current research trend. According to the current research trend and the requirements of the actual scientific research projects, PCIe and Gigabit Ethernet have been deeply studied in this paper. PCIe DMA data transmission system and gigabit Ethernet data transmission system are designed to realize the data communication between FPGA and PC. 1. Deeply study PCIe and Gigabit Ethernet. Understand the technical advantages of PCIe and Gigabit Ethernet, and analyze the transport protocols of PCIe and Gigabit Ethernet. The PCIe TLP data packet format and Ethernet standard data frame format. 2. Complete the design of PCIe DMA data transmission system. The design scheme mainly includes two parts. Verilog logic module development of FPGA, driver of PC and C application development. FPGA-based sending and receiving engine module based on PCIe IP Core. The design of register read-write control module and FIFO read-write control module. The interface of the corresponding module is defined. And analyze the timing of data transmission. PC end using WinDriver to develop the driver of PCIe. According to the driver API function provided by WinDriver, the design of C application program is completed. 3. The design of gigabit Ethernet data transmission system is completed. The design scheme mainly includes two parts. The development of Verilog logic module in FPGA terminal and Winpcap application program in PC terminal. FPGA-based MAC IP Core based on embedded three-state Ethernet. Designed the sending and receiving engine module FIFO read and write control module and physical interface module, and defined the interface of the corresponding module. And analyzed the data transmission through the LocalLink interface and Client user interface transmission timing. PC end using network programming provided by Winpcap to complete the design of C application program. The function of capturing the data packets sent by the FPGA side and sending the original data packets to the FPGA side. 4. PCIe. DMA data transmission system and gigabit Ethernet data transmission system are tested on the Xilinx ML507 development board, and the results of reading and writing test between FPGA and PC are recorded. Verify the availability and stability of the two systems. Finally, the paper analyzes the reasons that affect the transmission rate of the system and the shortcomings of the system at present. The PCIe designed in this paper. DMA data transmission system and gigabit Ethernet data transmission system basically realize the fast data transmission between FPGA and PC. It has made a certain contribution to the follow-up scientific research.
【學(xué)位授予單位】：西安電子科技大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2014
【分類(lèi)號(hào)】：TN915.02

【相似文獻(xiàn)】

相關(guān)期刊論文 前10條

1 張博;劉子逸;;基于PES32NT24AG2芯片的PCIe交換器的實(shí)現(xiàn)[J];無(wú)線電工程;2014年07期

2 王曉慶;周曉波;趙強(qiáng);;PCIE高速數(shù)據(jù)采集系統(tǒng)的驅(qū)動(dòng)及上位機(jī)軟件開(kāi)發(fā)[J];計(jì)算機(jī)應(yīng)用與軟件;2013年09期

3 劉子驥;蔣亞?wèn)|;祝紅彬;李偉;;基于PCIE的紅外焦平面探測(cè)器測(cè)試系統(tǒng)[J];紅外與毫米波學(xué)報(bào);2010年04期

4 陳乃塘;;細(xì)看PCIe接口PIPE規(guī)范[J];電子測(cè)試;2006年04期

5 ;單通道PCIe橋?qū)崿F(xiàn)低延時(shí)高吞吐量[J];電子設(shè)計(jì)技術(shù);2007年11期

6 UE3Master SPY;;前方到站PCIE ATi&nVIDIA最新PCIE顯卡完全評(píng)測(cè)[J];電腦自做;2004年11期

7 ;全平臺(tái)PCIE主板導(dǎo)購(gòu)[J];電腦愛(ài)好者;2005年07期

8 ;PCIE主流顯卡導(dǎo)購(gòu)[J];電腦愛(ài)好者;2005年08期

9 Jeff Hooker;;如何對(duì)計(jì)算機(jī)外設(shè)PCIe進(jìn)行電源管理設(shè)計(jì)[J];電子設(shè)計(jì)技術(shù);2012年06期

10 ;雙通道PCIe緩沖器[J];電子制作;2009年09期

相關(guān)會(huì)議論文 前1條

1 樂(lè)亮;胡善清;龍騰;;新一代多核DSP-TMS320C6678的PCIE接口驅(qū)動(dòng)設(shè)計(jì)[A];第六屆全國(guó)信號(hào)和智能信息處理與應(yīng)用學(xué)術(shù)會(huì)議論文集[C];2012年

相關(guān)重要報(bào)紙文章 前2條

1 ;敲敲鍵盤(pán) PCIE顯卡超頻也不難[N];中國(guó)計(jì)算機(jī)報(bào);2005年

2 Dennis;普羅大眾的PCIE顯卡選購(gòu)指南[N];中國(guó)計(jì)算機(jī)報(bào);2004年

相關(guān)碩士學(xué)位論文 前3條

1 王曉慶;PCIE高速數(shù)據(jù)采集系統(tǒng)的驅(qū)動(dòng)及上位機(jī)軟件開(kāi)發(fā)[D];北京交通大學(xué);2013年

2 溫春江;FPGA與PC間基于PCIe和千兆以太網(wǎng)的通信設(shè)計(jì)[D];西安電子科技大學(xué);2014年

3 侯志春;基于PCIE接口的網(wǎng)卡硬件設(shè)計(jì)[D];湖南大學(xué);2009年

，

本文編號(hào)：1446649