基于SpaceWire的星載智能化數(shù)據(jù)處理器
[Abstract]:With the development of satellite and remote sensing technology, the increasing amount of remote sensing data on satellite and the manufacturing cost of satellite have become new challenges. In order to meet these challenges, this paper introduces a high-speed data transmission bus into the remote sensing satellite data processing and transmission system with multiple remote sensors, which can not only meet the requirements of high data transmission rate. At the same time, it can also realize the standardization and intelligence of the interface of on-board equipment. Firstly, this paper introduces several kinds of satellite-borne buses, including SFODB bus, IEEE1394 bus, PCI bus and SpaceWire bus. After analyzing and comparing several kinds of buses, SpaceWire bus is selected as the standard bus interface. The SpaceWire network technology is introduced in detail. Then the related organizations (CCSDS organization) and protocol (AOS protocol) of on-board data processor are briefly introduced, and the problems faced by conventional data processor are discussed. By introducing standardized interface, routing function and status monitoring function, The construction of intelligent data processor can solve the problems faced by conventional data processor. This paper focuses on a kind of on-board intelligent data processor based on SpaceWire, introduces the function and overall design scheme of on-board intelligent data processor based on SpaceWire in detail, and introduces the configuration and structure of on-board intelligent data processor based on SpaceWire. The internal functional modules are designed in detail and verified on the hardware platform, which shows that the on-board intelligent data processor based on SpaceWire meets the functional requirements.
【學(xué)位授予單位】:西安電子科技大學(xué)
【學(xué)位級(jí)別】:碩士
【學(xué)位授予年份】:2013
【分類(lèi)號(hào)】:V446.9;TP336
【參考文獻(xiàn)】
相關(guān)期刊論文 前10條
1 劉桂山,胡軍程;1553B總線(xiàn)信息流設(shè)計(jì)[J];北京理工大學(xué)學(xué)報(bào);2003年03期
2 王友波,劉明業(yè);PCI總線(xiàn)接口控制器的FPGA設(shè)計(jì)[J];北京理工大學(xué)學(xué)報(bào);2004年05期
3 羅福源;周云飛;尹涓;;基于多FPGA核的高速數(shù)據(jù)采集與控制系統(tǒng)設(shè)計(jì)[J];電子測(cè)量與儀器學(xué)報(bào);2007年06期
4 王標(biāo);蘇進(jìn);劉聲雷;;采用FIFO讀寫(xiě)方式的存儲(chǔ)器的設(shè)計(jì)[J];電子技術(shù);2006年12期
5 李燕 ,孫輝先 ,李慧軍;1394技術(shù)及其在圖像傳輸系統(tǒng)中的應(yīng)用[J];電子技術(shù)應(yīng)用;2002年10期
6 鄭光威;趙尚弘;張虎;李玉江;;航天光纖數(shù)據(jù)總線(xiàn)分析(本期優(yōu)秀論文)[J];光通信技術(shù);2006年01期
7 馬金發(fā);高速總線(xiàn)IEEE1394的性能分析[J];電視技術(shù);2002年08期
8 李志剛;蓋宇;;基于FPGA的1553B總線(xiàn)編碼解碼器的設(shè)計(jì)[J];計(jì)測(cè)技術(shù);2006年04期
9 胡為;王宏斌;;基于FPGA的控制器局部網(wǎng)(CAN)總線(xiàn)控制器設(shè)計(jì)[J];火控雷達(dá)技術(shù);2006年01期
10 汪國(guó)有,何曉翔,王至勉;基于FPGA的IEEE1394鏈路層控制器的設(shè)計(jì)與實(shí)現(xiàn)[J];紅外與激光工程;2004年05期
相關(guān)碩士學(xué)位論文 前1條
1 張雷杰;基于PCI總線(xiàn)的高速數(shù)據(jù)采集卡的研制[D];西北工業(yè)大學(xué);2004年
,本文編號(hào):2487038
本文鏈接:http://sikaile.net/kejilunwen/jisuanjikexuelunwen/2487038.html