【摘要】：綜合電子系統(tǒng)是皮衛(wèi)星的數(shù)據(jù)和指令樞紐,承擔(dān)皮衛(wèi)星數(shù)據(jù)處理、數(shù)據(jù)存儲(chǔ)、數(shù)據(jù)傳輸及指令收發(fā)、響應(yīng)等重要任務(wù),是皮衛(wèi)星的核心組成部分。皮衛(wèi)星綜合電子系統(tǒng)大都采用高性能商用處理器,其性能一般都能滿足系統(tǒng)需求,可靠性是皮衛(wèi)星綜合電子系統(tǒng)研究的重點(diǎn)。三模冗余是提高系統(tǒng)可靠性的一種常用方法,通常有基于時(shí)鐘同步和基于任務(wù)同步兩種途徑實(shí)現(xiàn)。相對(duì)于任務(wù)同步,基于時(shí)鐘同步的三模冗余系統(tǒng)降低了軟件設(shè)計(jì)復(fù)雜度,具有更好通用性,無(wú)疑是皮衛(wèi)星綜合電子系統(tǒng)的首選。 本文對(duì)基于時(shí)鐘同步的三模冗余系統(tǒng)進(jìn)行研究,根據(jù)三模冗余系統(tǒng)研究要求,結(jié)合皮衛(wèi)星實(shí)際工程應(yīng)用需求,完成了高可靠綜合電子系統(tǒng)的方案設(shè)計(jì)及硬件實(shí)現(xiàn),經(jīng)測(cè)試表明設(shè)計(jì)的綜合電子系統(tǒng)滿足皮衛(wèi)星工程應(yīng)用需求。 對(duì)三模冗余系統(tǒng)時(shí)鐘同步問(wèn)題進(jìn)行了研究,結(jié)果表明DSP程序運(yùn)行在片內(nèi)時(shí),3個(gè)DSP可以實(shí)現(xiàn)時(shí)鐘同步,DSP程序運(yùn)行在片外時(shí),3個(gè)DSP不能保證時(shí)鐘同步；對(duì)時(shí)鐘不同步原因進(jìn)行了分析,通過(guò)分析和實(shí)驗(yàn)發(fā)現(xiàn)DSP CPU與EMFIB口間通信有可能是DSP程序運(yùn)行在片外時(shí)不同步的原因。
[Abstract]:The integrated electronic system is the data and instruction hub of the picosatellite. It is the core component of the picosatellite, which is responsible for the important tasks of data processing, data storage, data transmission, instruction receiving and sending and responding. The picosatellite integrated electronic system mostly uses high performance commercial processor, its performance generally can meet the system demand, the reliability is the focal point of the research of the picosatellite integrated electronic system. Triple mode redundancy is a common method to improve the reliability of the system. It is usually realized by two ways: clock synchronization and task-based synchronization. Compared with task synchronization, the three-mode redundant system based on clock synchronization reduces the complexity of software design and has better versatility. It is undoubtedly the first choice of integrated electronic system of picosatellite. In this paper, the three-mode redundancy system based on clock synchronization is studied. According to the requirements of the three-mode redundancy system and the practical engineering application requirements of the picosatellite, the scheme design and hardware implementation of the high-reliability integrated electronic system are completed. The test results show that the designed integrated electronic system can meet the requirements of picosatellite engineering applications. The problem of clock synchronization in three-mode redundant system is studied. The results show that when the DSP program is running in the chip, three DSP programs can realize the clock synchronization while the DSP program is running off-chip, and the three DSP can not guarantee the clock synchronization. By analyzing and experimenting the reason of clock unsynchronism, it is found that the communication between DSP CPU and EMFIB port may be the reason why DSP program is not synchronized when it is running out of chip.
【學(xué)位授予單位】：浙江大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2013
【分類(lèi)號(hào)】：TP368.1;V443

【參考文獻(xiàn)】

相關(guān)期刊論文 前1條

1 葛寶珊,李波,姚春連,劉德良;高速數(shù)字系統(tǒng)中信號(hào)完整性和傳輸延時(shí)分析[J];計(jì)算機(jī)工程與設(shè)計(jì);2003年02期

相關(guān)博士學(xué)位論文 前1條

1 王同權(quán);高能質(zhì)子輻射效應(yīng)研究[D];中國(guó)人民解放軍國(guó)防科學(xué)技術(shù)大學(xué);2003年

相關(guān)碩士學(xué)位論文 前1條

1 袁果;三模冗余系統(tǒng)中的同步研究[D];西南交通大學(xué);2008年

，

本文編號(hào)：2161110