【摘要】：通用CPU是信息產(chǎn)業(yè)的基礎(chǔ)部件，可廣泛應(yīng)用在國(guó)防安全、計(jì)算機(jī)、工業(yè)控制、航空航天等重要領(lǐng)域。開展我國(guó)自己的通用CPU研發(fā)工作的重要性是不言而喻的。 龍芯作為我國(guó)第一款自主研發(fā)的通用CPU結(jié)束了我國(guó)無(wú)芯的歷史。而本文的研發(fā)背景正是基于龍芯最新研發(fā)的64位通用CPU龍芯3C的物理設(shè)計(jì)過程。本文詳細(xì)記述了龍芯3C向量控制部件的物理設(shè)計(jì)全過程。設(shè)計(jì)過程主要應(yīng)用了Synopsys公司的物理設(shè)計(jì)規(guī)范流程，即先通過綜合軟件Design Compiler對(duì)完成改寫的代碼進(jìn)行綜合優(yōu)化，得到滿足要求的門級(jí)網(wǎng)表。之后通過IC Compiler對(duì)設(shè)計(jì)進(jìn)行詳細(xì)的布局規(guī)劃，通過解決16塊四寫四讀寄存器堆和約束標(biāo)準(zhǔn)單元的擺放位置等問題，使模塊的擁塞和時(shí)序滿足要求。在此基礎(chǔ)上展開時(shí)鐘樹綜合以及布線等工作。 龍芯3C面向高性能計(jì)算和服務(wù)器應(yīng)用，目標(biāo)工作頻率為1.25GHz，整體功耗15W。借助國(guó)際領(lǐng)先的32nm制造工藝以及標(biāo)準(zhǔn)的EDA設(shè)計(jì)流程，，本文設(shè)計(jì)模塊最終成功達(dá)標(biāo)。
[Abstract]:General CPU is the basic part of information industry. It can be widely used in national defense security, computer, industrial control, aerospace and other important fields. The importance of developing our own general CPU research and development work is self-evident. As the first self-developed general purpose CPU in China, Godson has ended the history of core-less in our country. The research background of this paper is based on the physical design process of 64 bit general purpose CPU Ronson 3C. In this paper, the whole process of the physical design of the Ronson 3C vector control unit is described in detail. The design process mainly applies the physical design specification flow of Synopsys Company, that is to say, through the comprehensive software Design Compiler, the rewritten code is optimized synthetically, and the gate network table that meets the requirements is obtained. After that, the detailed layout planning of the design is carried out by IC Compiler. By solving the problems of 16 blocks of four-write and four-read register file and the placement of the constraint standard unit, the congestion and timing of the module can meet the requirements. On this basis, clock tree synthesis and cabling are carried out. Ronson 3C is designed for high performance computing and server application. The target frequency is 1.25 GHz, and the overall power consumption is 15W. With the help of international leading 32nm manufacturing process and standard EDA design process, the design module of this paper is successfully up to standard.
【學(xué)位授予單位】：西安電子科技大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2012
【分類號(hào)】：TN402;TP332

【參考文獻(xiàn)】

相關(guān)期刊論文 前1條

1 韓威;江川;;ASIC集成電路的可測(cè)性設(shè)計(jì)與技術(shù)實(shí)現(xiàn)[J];計(jì)算機(jī)科學(xué);2009年04期

相關(guān)碩士學(xué)位論文 前1條

1 欒曉琨;基于QX多核芯片的層次化物理設(shè)計(jì)[D];國(guó)防科學(xué)技術(shù)大學(xué);2009年

本文編號(hào)：2151209