【摘要】：近幾年，MCU(Micro Controller Unit)微控制單元經(jīng)過(guò)不斷地研究和發(fā)展，歷經(jīng)4位，8位，到現(xiàn)在的16位和32位，甚至64位。產(chǎn)品的成熟度越來(lái)越高，應(yīng)用也越來(lái)越廣，對(duì)于芯片的再次開(kāi)發(fā)也變得越來(lái)越常見(jiàn)，但是MCU不能進(jìn)行二次開(kāi)發(fā)，需要借助一定的平臺(tái)對(duì)MCU重復(fù)開(kāi)發(fā)，在線(xiàn)仿真器的出現(xiàn)會(huì)帶來(lái)很多方便。 從在線(xiàn)仿真器的仿真技術(shù)來(lái)看，國(guó)內(nèi)外市場(chǎng)上的在線(xiàn)仿真器產(chǎn)品采用的技術(shù)主要可以分為Bondout仿真技術(shù)、HOOKS仿真技術(shù)、嵌入式仿真技術(shù)和商用CPU仿真技術(shù)。還有一種基于FPGA的通用仿真技術(shù)，雖然并沒(méi)有統(tǒng)一的產(chǎn)品但是在自主開(kāi)發(fā)當(dāng)中仍占有一定的比例。目前，通用仿真器技術(shù)仍然沒(méi)有詳細(xì)的實(shí)現(xiàn)方案。 本文基于通用仿真器框架詳細(xì)設(shè)計(jì)了各個(gè)子模塊，經(jīng)過(guò)FPGA進(jìn)行了驗(yàn)證。首先設(shè)計(jì)了USB通信接口程序，并且根據(jù)在線(xiàn)仿真器的斷點(diǎn)，單步，停止，運(yùn)行等命令設(shè)計(jì)了具有校驗(yàn)功能的數(shù)據(jù)流協(xié)議，滿(mǎn)足了電腦和FPGA的通信需求。其次，采用自頂向下和自底向上相結(jié)合的模塊化設(shè)計(jì)方法，設(shè)計(jì)出了處理交互數(shù)據(jù)流的調(diào)試模塊。調(diào)試模塊是在線(xiàn)仿真器硬件部分最重要的模塊，經(jīng)過(guò)一定的優(yōu)化處理生成了調(diào)試模塊的IP軟核。在線(xiàn)仿真器硬件另一重要部分為MCU軟核程序，網(wǎng)表文件可以從virtuoso中經(jīng)過(guò)驗(yàn)證的原理圖中提取，，提取出的網(wǎng)表文件經(jīng)過(guò)一定的修改之后才可以在FPGA平臺(tái)上實(shí)現(xiàn)仿真。最后，將USB接口程序、調(diào)試模塊程序、MCU軟核網(wǎng)表以及FPGA自己生成的RAM、ROM下載到FPGA中之后，整個(gè)在線(xiàn)仿真器的硬件部分在一塊FPGA芯片中實(shí)現(xiàn)。連通電腦端軟件之后，實(shí)現(xiàn)了整個(gè)在線(xiàn)仿真系統(tǒng)。通過(guò)電腦端發(fā)送斷點(diǎn)、單步、停止、運(yùn)行等命令，硬件部分可以得到相應(yīng)控制，將在線(xiàn)仿真器對(duì)應(yīng)IO口連接到LED燈上，編譯一段簡(jiǎn)單的匯編語(yǔ)言程序之后，通過(guò)觀察LED燈的狀態(tài)可以觀察到IO口的狀態(tài)變化。同時(shí)，接入示波器可以觀察IO口的波形。最終，在線(xiàn)仿真器在Xilinx Spartan系列XC3S700AN開(kāi)發(fā)板套件中進(jìn)行了調(diào)試驗(yàn)證，實(shí)現(xiàn)了通用在線(xiàn)仿真系統(tǒng)。
[Abstract]:In recent years, MCU (Micro Controller Unit) microcontrol unit has been continuously studied and developed, and has gone through 4 bits and 8 bits, now 16 bits and 32 bits, or even 64 bits. The maturity of the product is becoming higher and higher, and the application is becoming more and more extensive. The re-development of the chip is becoming more and more common, but MCU can not be re-developed, so it needs to use a certain platform to develop the MCU repeatedly. The emergence of online emulators will bring a lot of convenience. From the point of view of the simulation technology of the on-line simulator, the technologies used in the online simulator products in the domestic and foreign markets can be divided into Bondout simulation technology, embedded simulation technology and commercial CPU simulation technology, which can be divided into three parts: Bondout simulation technology, embedded simulation technology and commercial CPU simulation technology. There is also a general simulation technology based on FPGA, although there is no uniform product, it still occupies a certain proportion in the independent development. At present, the universal simulator technology still has no detailed implementation scheme. Based on the universal simulator framework, each sub-module is designed in detail and verified by FPGA. First, the USB communication interface program is designed, and the data flow protocol with check function is designed according to the breakpoint, single step, stop and run of the on-line simulator, which meets the communication requirement between the computer and FPGA. Secondly, the modularization design method of top-down and bottom-up is used to design the debugging module to deal with the interactive data flow. Debugging module is the most important module in the hardware part of on-line simulator, and the IP soft core of debugging module is generated by certain optimization processing. Another important part of the hardware of the on-line simulator is the MCU soft core program. The network table file can be extracted from the schematic diagram verified in virtuoso, and the extracted network table file can be simulated on the platform of virtuoso after some modification. Finally, after downloading USB interface program, debug module program, MCU soft core network table and RAM ROM generated by FPGA into FPGA, the hardware part of the whole on-line simulator is implemented in a FPGA chip. The whole online simulation system is realized after the software is connected to the computer. By sending breakpoints, single steps, stopping, running and so on, the hardware can be controlled accordingly. The corresponding IO port of the on-line simulator is connected to the LED lamp, and a simple assembly language program is compiled. The state of IO port can be observed by observing the state of LED lamp. At the same time, access oscilloscope can observe the waveform of IO port. Finally, the on-line simulator is debugged in Xilinx Spartan series XC3S700AN development board, and the universal on-line simulation system is realized.
【學(xué)位授予單位】：河北工業(yè)大學(xué)
【學(xué)位級(jí)別】：碩士
【學(xué)位授予年份】：2014
【分類(lèi)號(hào)】：TP334.7

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 葉敏;周文暉;顧偉康;;基于FPGA的實(shí)時(shí)圖像濾波及邊緣檢測(cè)方法[J];傳感技術(shù)學(xué)報(bào);2007年03期

2 王紅;彭亮;于宗光;;FPGA現(xiàn)狀與發(fā)展趨勢(shì)[J];電子與封裝;2007年07期

3 譚安菊;龔彬;;USB2.0控制器CY7C68013與FPGA接口的Verilog HDL實(shí)現(xiàn)[J];電子工程師;2007年07期

4 覃祥菊,朱明程,張?zhí)?魏忠義;FPGA動(dòng)態(tài)可重構(gòu)技術(shù)原理及實(shí)現(xiàn)方法分析[J];電子器件;2004年02期

5 楊海鋼;孫嘉斌;王慰;;FPGA器件設(shè)計(jì)技術(shù)發(fā)展綜述[J];電子與信息學(xué)報(bào);2010年03期

6 宋亞軍;許廷發(fā);倪國(guó)強(qiáng);高昆;王強(qiáng);;基于Virtex-4 FPGA的低功耗圖像融合系統(tǒng)[J];光學(xué)精密工程;2007年06期

7 王祖強(qiáng);張華;李玲;;8位RISC MCU IP軟核仿真的新方法[J];計(jì)算機(jī)工程;2007年06期

8 李舸;桑楠;熊光澤;;一種通用在線(xiàn)仿真調(diào)試器的設(shè)計(jì)[J];計(jì)算機(jī)應(yīng)用;2007年04期

9 楊朋林,張曉飛;FPGA控制實(shí)現(xiàn)圖像系統(tǒng)視頻圖像采集[J];計(jì)算機(jī)測(cè)量與控制;2003年06期

10 谷鑾;徐貴力;王友仁;;FPGA動(dòng)態(tài)可重構(gòu)理論及其研究進(jìn)展[J];計(jì)算機(jī)測(cè)量與控制;2007年11期

本文編號(hào)：2138153