【摘要】：近年來,伴隨著網(wǎng)絡(luò)規(guī)模和接口速度的增長,以通用處理器或以ASIC專用芯片為基礎(chǔ)的傳統(tǒng)網(wǎng)絡(luò)設(shè)備無法在性能上達(dá)到線速處理協(xié)議的處理要求,另一方面,網(wǎng)絡(luò)通信協(xié)議及標(biāo)準(zhǔn)快速變化更新,用戶的需求不斷提高,這就需要數(shù)據(jù)通信產(chǎn)品升級換代速度加快,開發(fā)周期縮短。網(wǎng)絡(luò)處理器(Network Processor, NP)在這種背景下應(yīng)運(yùn)而生,它的出現(xiàn)既解決了通用處理器的低性能,又具有優(yōu)于ASIC的高靈活性,能夠更好的適應(yīng)數(shù)據(jù)通信行業(yè)快速的發(fā)展。網(wǎng)絡(luò)處理器作為典型的片上多處理器系統(tǒng)(MPSoC),對存儲(chǔ)器的訪問頻率很高,因此對訪存也給予了更高的要求。 本文針對網(wǎng)絡(luò)處理器芯片的應(yīng)用需求,重點(diǎn)研究了網(wǎng)絡(luò)處理器內(nèi)部的存儲(chǔ)控制模塊,并對其實(shí)現(xiàn)的具體功能加以分析和驗(yàn)證。針對多核共享存儲(chǔ)器造成的訪存壓力,存儲(chǔ)控制模塊的設(shè)計(jì)采用分層仲裁機(jī)制,將固定優(yōu)先級仲裁機(jī)制與改進(jìn)的輪轉(zhuǎn)優(yōu)先級仲裁機(jī)制相結(jié)合,既充分考慮了優(yōu)先性,又保證了低優(yōu)先級指令隊(duì)列的公平性,更為分組讀寫提供了可能。接口模塊作為控制單元的核心組成部分,重點(diǎn)研究了模塊內(nèi)部采用的指令緩存結(jié)構(gòu),并通過指令預(yù)取、預(yù)譯碼,實(shí)現(xiàn)指令控制信息的流水線式輸出,提高了存儲(chǔ)總線的利用率。 驗(yàn)證的主要任務(wù)是保證設(shè)計(jì)與功能描述相符合,本文研究了目前幾種主要的SoC驗(yàn)證技術(shù),結(jié)合存儲(chǔ)控制模塊的功能特點(diǎn),采用軟件仿真與FPGA板級驗(yàn)證相結(jié)合的驗(yàn)證策略對其進(jìn)行功能驗(yàn)證,搭建了驗(yàn)證平臺(tái),并且根據(jù)存儲(chǔ)控制模塊具體實(shí)現(xiàn)功能提出了相應(yīng)的驗(yàn)證方案,使用Modelsim工具進(jìn)行了功能仿真,并在FPGA平臺(tái)上完成了板級測試,結(jié)果證實(shí)了存儲(chǔ)控制模塊能夠完成多處理器對片外存儲(chǔ)器SSRAM的訪問。
[Abstract]:In recent years, with the growth of network scale and interface speed, traditional network devices based on universal processor or ASIC special chip can not meet the processing requirements of line-speed processing protocol in performance, on the other hand, Network communication protocols and standards are rapidly changing and updating, and the demand of users is increasing. Therefore, it is necessary to speed up the upgrading of data communication products and shorten the development period. Network processor (NP) emerges as the times require under this background. It not only solves the low performance of general purpose processor, but also has high flexibility than ASIC. It can better adapt to the rapid development of data communication industry. As a typical multiprocessor system (MPSoC), network processor has a high access frequency to memory. Aiming at the application requirement of network processor chip, this paper focuses on the memory control module in network processor, and analyzes and verifies its specific function. Aiming at the memory access pressure caused by multi-core shared memory, the design of storage control module adopts layered arbitration mechanism, which combines fixed priority arbitration mechanism with improved rotation priority arbitration mechanism, which fully considers priority. It also ensures the fairness of low priority instruction queue and provides the possibility of packet reading and writing. As the core part of the control unit, the interface module focuses on the instruction buffer structure used in the module, and realizes the pipelined output of the instruction control information through the instruction prefetching and decoding, and improves the utilization ratio of the storage bus. The main task of verification is to ensure that the design is consistent with the function description. In this paper, several main SoC verification techniques are studied, combined with the functional characteristics of the memory control module. Using the verification strategy of software simulation and FPGA board level verification, the verification platform is built, and the corresponding verification scheme is put forward according to the concrete function of the storage control module, and the function simulation is carried out with Modelsim tool. The results show that the memory control module can complete the multiprocessor access to the off-chip memory SSRAM.
【學(xué)位授予單位】：西安電子科技大學(xué)
【學(xué)位級別】：碩士
【學(xué)位授予年份】：2012
【分類號】：TP333;TN47

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 姜文剛;汪東艷;劉欣然;;網(wǎng)絡(luò)處理器的發(fā)展及應(yīng)用[J];重慶郵電學(xué)院學(xué)報(bào)(自然科學(xué)版);2006年S1期

2 彭來獻(xiàn),田暢,鄭少仁;網(wǎng)絡(luò)處理器設(shè)計(jì)分析及其應(yīng)用前景[J];電信科學(xué);2001年01期

3 張鋼鋼,白英杰,徐媛;網(wǎng)絡(luò)處理器Intel IXP1200應(yīng)用[J];電子產(chǎn)品世界;2001年14期

4 劉永鋒;羅勝欽;;SOC設(shè)計(jì)驗(yàn)證方法的研究[J];電子與電腦;2007年12期

5 熊青玲;同步靜態(tài)隨機(jī)訪問存儲(chǔ)器常見問題解析[J];電子器件;2004年01期

6 董楊鑫;鄭建宏;;SoC設(shè)計(jì)驗(yàn)證策略及方法學(xué)[J];電子質(zhì)量;2007年10期

7 黃國睿;張平;魏廣博;;多核處理器的關(guān)鍵技術(shù)及其發(fā)展趨勢[J];計(jì)算機(jī)工程與設(shè)計(jì);2009年10期

8 陳一帥,趙永祥,陳常嘉;網(wǎng)絡(luò)處理器及其應(yīng)用[J];中國數(shù)據(jù)通訊;2001年01期

9 李耀榮;王興軍;梁利平;;SOC總線仲裁算法的研究[J];微計(jì)算機(jī)信息;2007年17期

10 王國章;須自明;劉戰(zhàn);于宗光;;SoC芯片驗(yàn)證技術(shù)的研究[J];微計(jì)算機(jī)信息;2007年23期

，

本文編號：2121167