本文選題：NAND + Flash陣列��； 參考：《中國(guó)科學(xué)院研究生院（光電技術(shù)研究所）》2013年博士論文

【摘要】：NAND Flash具有功耗低、體積小、重量輕、固態(tài)化、發(fā)熱少、抗震能力強(qiáng)、工作溫度寬等優(yōu)點(diǎn)，非常適合用來(lái)設(shè)計(jì)使用環(huán)境嚴(yán)酷的超高速圖像記錄系統(tǒng)。本文針對(duì)基于NAND Flash設(shè)計(jì)記錄系統(tǒng)存在的一系列關(guān)鍵技術(shù)問(wèn)題，，分別提出和實(shí)現(xiàn)了滿足高性能要求的系統(tǒng)架構(gòu)和數(shù)據(jù)流控制算法。 針對(duì)如何提高NAND Flash物理底層訪問(wèn)速度問(wèn)題，研究了NAND Flash的內(nèi)部結(jié)構(gòu)和工作原理，分析了各類操作的物理底層驅(qū)動(dòng)邏輯。在FPGA中分別實(shí)現(xiàn)了操作NAND Flash的各種時(shí)序。從理論層面研究了傳統(tǒng)的片外流水線和并行技術(shù)，并提出了片外兩級(jí)流水和內(nèi)部交叉寫(xiě)入結(jié)合的方法。通過(guò)FPGA硬件實(shí)現(xiàn)，證明了本文提出的方法具有最大流水線加速比，能有效提高寫(xiě)入速度，同時(shí)減少了FPGA引腳資源占用。 針對(duì)壞塊表的快速檢索和可靠存儲(chǔ)問(wèn)題，提出了基于位索引的壞塊信息快速檢索結(jié)構(gòu)；為解決壞塊快速匹配問(wèn)題，提出了基于滑動(dòng)窗口的無(wú)效塊預(yù)匹配機(jī)制；對(duì)于突發(fā)壞塊造成寫(xiě)入速度下降問(wèn)題，提出了滯后回寫(xiě)機(jī)制。壞塊管理全部用硬件實(shí)現(xiàn)；提出并實(shí)現(xiàn)了一種高效的并適合于順序數(shù)據(jù)流記錄的損耗均衡方法。同時(shí)提出和實(shí)現(xiàn)了一種NAND Flash擴(kuò)展方法，能有效避免NAND Flash記錄系統(tǒng)要使用多個(gè)NAND Flash控制器的情況，節(jié)省了FPGA內(nèi)部資源； 針對(duì)嵌入式超高速圖像記錄應(yīng)用中，任務(wù)如何有效管理的問(wèn)題，設(shè)計(jì)了超高速圖像數(shù)據(jù)流內(nèi)存緩存機(jī)制，實(shí)現(xiàn)了高帶寬圖像數(shù)據(jù)緩存和任務(wù)附加信息實(shí)時(shí)嵌入。提出了一種兩級(jí)數(shù)據(jù)索引機(jī)制，并詳細(xì)闡述了任務(wù)管理的映射關(guān)系。為保證記錄數(shù)據(jù)的安全性，實(shí)現(xiàn)了任務(wù)管理相關(guān)表項(xiàng)在NOR Flash中的備份和定時(shí)更新機(jī)制。實(shí)踐表明，以上方法能夠有效降低CPU開(kāi)銷，適合在嵌入式系統(tǒng)中應(yīng)用。 針對(duì)記錄系統(tǒng)性能測(cè)試問(wèn)題，設(shè)計(jì)了測(cè)試模型，包括：針對(duì)系統(tǒng)可靠性初步測(cè)試問(wèn)題，設(shè)計(jì)了基于指數(shù)回歸的速度壓力模型和基于對(duì)數(shù)正態(tài)分布的測(cè)試時(shí)長(zhǎng)控制模型；針對(duì)峰值記錄速度測(cè)定問(wèn)題，提出了基于爬山搜索算法和速率二分法的軟硬件協(xié)同測(cè)試方法。通過(guò)FPGA實(shí)現(xiàn)，驗(yàn)證了提出方法的有效性。 為了推進(jìn)相關(guān)研究成果的工程實(shí)用化，設(shè)計(jì)并實(shí)現(xiàn)了光電經(jīng)緯儀NANDFlash嵌入式圖像記錄系統(tǒng)。分別研究和實(shí)現(xiàn)了光纖、PCIE、千兆網(wǎng)傳輸、DVI顯示回放以及基于WEB服務(wù)器的記錄系統(tǒng)遠(yuǎn)程管理技術(shù)。結(jié)果表明，該系統(tǒng)最大記錄帶寬可達(dá)1260MB/s，容量可達(dá)8TB；最后，研究了結(jié)構(gòu)緊湊多模塊記錄系統(tǒng)，設(shè)計(jì)了3U CPCIE記錄模塊。該系統(tǒng)可根據(jù)具體需求增加和裁剪記錄模塊，實(shí)現(xiàn)不同的記錄性能。
[Abstract]:NAND Flash has the advantages of low power consumption, small volume, light weight, solid state, less heating, strong seismic ability, wide working temperature, etc., so it is very suitable for designing ultra-high speed image recording system with harsh environment. Aiming at a series of key technical problems existing in the design of recording system based on NAND Flash, this paper proposes and implements the system architecture and data flow control algorithm which meet the requirements of high performance respectively. Aiming at the problem of how to improve the access speed of physical bottom layer of NAND Flash, the internal structure and working principle of NAND Flash are studied, and the physical underlying driving logic of all kinds of operations is analyzed. All kinds of timing of NAND Flash operation are realized in FPGA. In this paper, the traditional off-chip pipeline and parallel technology are studied theoretically, and the method of combining two-stage pipeline and internal cross-writing is proposed. Through the implementation of FPGA hardware, it is proved that the proposed method has the maximum pipeline speedup ratio, can effectively improve the write speed and reduce the FPGA pin resource consumption. In order to solve the problem of fast retrieval and reliable storage of bad block table, a fast retrieval structure of bad block information based on bit index is proposed, and an invalid block pre-matching mechanism based on sliding window is proposed to solve the problem of fast bad block matching. For the problem of slow down of writing speed caused by burst bad block, a delayed write-back mechanism is proposed. The bad block management is implemented by hardware, and an efficient loss equalization method suitable for sequential data stream recording is proposed and implemented. At the same time, a NAND Flash extension method is proposed and implemented, which can effectively avoid the use of multiple NAND Flash controllers in the NAND Flash recording system and save the internal resources of FPGA. Aiming at the problem of how to manage the task effectively in the application of embedded ultra high speed image recording, a memory cache mechanism of super high speed image data stream is designed, which realizes the high bandwidth image data cache and the real time embedding of task additional information. A two-level data indexing mechanism is proposed and the mapping relationship of task management is described in detail. In order to ensure the security of recording data, the backup and timing updating mechanism of task management related table items in NOR Flash is implemented. Practice shows that the above method can effectively reduce the CPU overhead and is suitable for application in embedded systems. Aiming at the problem of recording system performance test, the test model is designed, including: aiming at the system reliability preliminary test problem, the speed pressure model based on exponential regression and the test time control model based on logarithmic normal distribution are designed. In order to solve the problem of peak recording speed measurement, a software / hardware co-testing method based on mountain climbing search algorithm and rate dichotomy is proposed. The effectiveness of the proposed method is verified by FPGA implementation. In order to promote the engineering practicability of related research results, an embedded image recording system for photoelectric theodolite NANDFlash is designed and implemented. The technologies of optical fiber PCIEs, Gigabit network transmission DVI display and playback and remote management of recording system based on WEB server are studied and implemented respectively. The results show that the maximum recording bandwidth of the system can reach 1260 MBs and the capacity can reach 8 TB.Finally, the compact multi-module recording system is studied, and the 3U CPCIE recording module is designed. The system can add and cut the recording module according to the specific requirements to achieve different recording performance.
【學(xué)位授予單位】：中國(guó)科學(xué)院研究生院（光電技術(shù)研究所）
【學(xué)位級(jí)別】：博士
【學(xué)位授予年份】：2013
【分類號(hào)】：TP333;TP391.41

【參考文獻(xiàn)】

相關(guān)期刊論文 前10條

1 孫維平;磁記錄技術(shù)的新發(fā)展[J];信息記錄材料;2004年01期

2 吳曉薇;郭子政;;磁阻隨機(jī)存取存儲(chǔ)器(MRAM)的原理與研究進(jìn)展[J];信息記錄材料;2009年02期

3 侯瑩瑩;關(guān)丹丹;;高速PCB中的過(guò)孔設(shè)計(jì)研究[J];電子與封裝;2009年08期

4 高怡禎;基于閃存的星載大容量存儲(chǔ)器的研究和實(shí)現(xiàn)[J];電子技術(shù)應(yīng)用;2003年08期

5 余輝龍;何昕;魏仲慧;王東鶴;;應(yīng)用NAND型閃存的高速大容量圖像存儲(chǔ)器[J];光學(xué)精密工程;2009年10期

6 徐永剛;任國(guó)強(qiáng);吳欽章;孫健;;NAND Flash圖像記錄系統(tǒng)底層寫(xiě)入控制技術(shù)[J];光電工程;2012年09期

7 徐永剛;任國(guó)強(qiáng);吳欽章;張峰;;NAND flash圖像記錄系統(tǒng)壞塊管理關(guān)鍵技術(shù)[J];紅外與激光工程;2012年04期

8 劉瑞;黃魯;陳楠;;基于Flash的高速大容量固態(tài)存儲(chǔ)系統(tǒng)設(shè)計(jì)[J];測(cè)控技術(shù);2009年04期

9 宮光勇;何文忠;高旭輝;;紅外系統(tǒng)中自動(dòng)調(diào)焦爬山搜索算法的優(yōu)化設(shè)計(jì)[J];激光與紅外;2007年11期

10 鄭明瑛;淺析磁帶存儲(chǔ)的現(xiàn)狀與發(fā)展[J];情報(bào)探索;2005年01期

相關(guān)博士學(xué)位論文 前2條

1 朱巖;基于閃存的星載高速大容量存儲(chǔ)技術(shù)的研究[D];中國(guó)科學(xué)院研究生院（空間科學(xué)與應(yīng)用研究中心）;2006年

2 孫科林;基于多核DSP的實(shí)時(shí)圖像處理平臺(tái)研究[D];電子科技大學(xué);2012年

相關(guān)碩士學(xué)位論文 前4條

1 高怡禎;基于閃存的星載大容量存儲(chǔ)器的研制[D];中國(guó)科學(xué)院研究生院（空間科學(xué)與應(yīng)用研究中心）;2004年

2 許輝;基于FLASH的大容量記錄器的設(shè)計(jì)[D];中北大學(xué);2007年

3 雷磊;NAND型FLASH海量存儲(chǔ)系統(tǒng)的設(shè)計(jì)與實(shí)現(xiàn)[D];北京理工大學(xué);2008年

4 孫浩然;高速海量固態(tài)硬盤(pán)的設(shè)計(jì)[D];哈爾濱工程大學(xué);2009年

本文編號(hào)：1894456