本文選題：數字信號處理　切入點：流水線技術　出處：《國防科學技術大學》2014年碩士論文

【摘要】：X-DSP處理器是由國防科技大學微電子所自主研發(fā)的一款高性能64位浮點向量多核DSP芯片,40nm工藝下,實現主頻1GHz的設計目標,采用VLIW結構,40/80位變長指令集,支持32/64位定點/浮點運算,最大可支持11條標/向量指令混合并行發(fā)射。本文以高性能X-DSP處理器的開發(fā)與研制為背景,深入分析流水線技術,設計實現了指令流水線上的指令派發(fā)與指令流控部件,并基于所提出的軟硬件協同驗證平臺對系統級指令流水線的功能進行驗證。本文主要的創(chuàng)新點與工作內容包括以下幾點:1)詳細分析X-DSP處理器內核結構、指令格式與流水線結構特征,進而提出指令流水線部件中指令派發(fā)與流控部件的設計需求;2)基于超長指令字(VLIW)結構,設計并實現可跨取指包邊界派發(fā)指令的指令派發(fā)部件,支持L1P旁路取指與仿真調試部件(ET)對流水線的控制功能;3)深入分析X-DSP分支延遲槽特征,結合對調試仿真的支持,設計并實現指令流控部件,完成對指令流的控制作用;4)針對指令派發(fā)與指令流控部件的邏輯設計,在指令流水線系統級分別對其邏輯功能進行驗證,并完成覆蓋率分析與邏輯綜合;5)分析傳統FPGA原型驗證的基本原理與不足之處,提出一種基于PLI接口的新型調試/驗證方案:利用PLI接口實現C函數與Verilog的嵌套調用、采用數據共享機制實現不同進程間的通信。在軟硬件協同支持下,對X-DSP的指令流水線進行驗證實踐,實驗結果表明該方案使得在設計階段便可對調試接口以及流水線功能進行更為充分的驗證。
[Abstract]:The X-DSP processor is a high performance 64-bit floating-point vector multi-core DSP chip developed by the Institute of Microelectronics of the University of National Defense Science and Technology. Under the technology of 40nm, the design goal of the main frequency 1GHz is realized, and the 40 / 80 bit variable length instruction set is adopted in the VLIW structure. It supports 32 / 64 bit fixed-point / floating-point operation, and can support the mixed parallel transmission of 11 standard / vector instructions. In this paper, pipeline technology is deeply analyzed based on the development and research of high-performance X-DSP processor. Designed and implemented the instruction dispatch and instruction flow control unit on the instruction pipeline, Based on the proposed hardware / software co-verification platform, the function of the system-level instruction pipeline is verified. The main innovation and work contents of this paper include the following points: 1) the kernel architecture of X-DSP processor is analyzed in detail. The instruction format and pipeline structure feature, and then put forward the design requirement of instruction dispatch and flow control unit in the instruction pipeline parts. Based on the VLIW) structure, we design and implement the instruction dispatch parts that can distribute instructions across the boundary of taking the finger packet. The control function of pipeline by supporting L1P Bypass selection and Simulation debugging Unit (et) is used to analyze the characteristics of X-DSP branch delay slot in depth. Combined with the support of debugging simulation, the instruction flow control unit is designed and implemented. The logical design of instruction dispatch and instruction flow control unit is completed. The logic function of instruction pipeline is verified at the system level. The basic principles and shortcomings of traditional FPGA prototype verification are analyzed, and a new debugging / verification scheme based on PLI interface is proposed: C function and Verilog nesting call is realized by PLI interface. The data sharing mechanism is used to realize the communication between different processes. With the support of hardware and software, the instruction pipeline of X-DSP is verified. The experimental results show that the scheme can fully verify the debugging interface and pipeline function in the design stage.
【學位授予單位】：國防科學技術大學
【學位級別】：碩士
【學位授予年份】：2014
【分類號】：TP332

【共引文獻】

相關期刊論文 前3條

1 謝曉娜;朱清新;;支持多屬性決策的嵌入式系統軟硬件劃分[J];計算機應用研究;2014年05期

2 全浩軍;張濤;郭繼昌;;基于改進人工魚群算法的軟硬件劃分方法[J];天津大學學報(自然科學與工程技術版);2013年10期

3 程相東;杜文紅;李國帥;;基于優(yōu)化遺傳算法的軟硬件劃分方法[J];指揮控制與仿真;2014年05期

相關博士學位論文 前1條

1 全浩軍;盲優(yōu)化軟硬件劃分技術研究[D];天津大學;2013年

相關碩士學位論文 前2條

1 莊巍;YHFT-Matrix DSP低功耗向量運算單元設計與歸約網絡研究[D];國防科學技術大學;2012年

2 張良;異構MPSoC下基于貪心和模擬退火算法的軟硬件劃分方法研究[D];湖南大學;2013年

，

本文編號：1676643