天堂国产午夜亚洲专区-少妇人妻综合久久蜜臀-国产成人户外露出视频在线-国产91传媒一区二区三区

基于FPGA的NorFlash控制器的設(shè)計(jì)與實(shí)現(xiàn)

發(fā)布時(shí)間:2018-03-23 13:08

  本文選題:NorFlash控制器 切入點(diǎn):FPGA 出處:《西安電子科技大學(xué)》2013年碩士論文


【摘要】:NorFlash存儲(chǔ)器憑借其可靠性高、讀取速度快和片內(nèi)執(zhí)行能力等優(yōu)點(diǎn),廣泛地運(yùn)用于智能手機(jī)和嵌入式系統(tǒng)等的程序代碼存儲(chǔ)中。因此,研究NorFlash的存儲(chǔ)原理、內(nèi)部結(jié)構(gòu)以及如何可靠快速讀取NorFlash存儲(chǔ)的數(shù)據(jù)具有重要意義,而設(shè)計(jì)一款匹配NorFlash的控制器將會(huì)有良好的應(yīng)用前景。 論文在研究了NorFlash存儲(chǔ)器技術(shù)規(guī)范文檔和FPGA設(shè)計(jì)方法與技巧的基礎(chǔ)上,通過(guò)分析NorFlash的控制操作和工作流程,設(shè)計(jì)出NorFlash控制器的整體構(gòu)架,采用自頂向下的設(shè)計(jì)方法和層次化設(shè)計(jì)思想,,將NorFlash控制器劃分為若干個(gè)模塊,并使用VHDL硬件描述語(yǔ)言完成了I/O接口模塊、命令控制模塊和時(shí)序控制模塊的RTL級(jí)設(shè)計(jì)。在Xilinx公司的ISE集成軟件環(huán)境下,搭建NorFlash控制器仿真平臺(tái),利用ModelSim仿真軟件和Spansion提供的NorFlash器件模型進(jìn)行了功能仿真。編寫可綜合的VHDL測(cè)試程序,搭建控制器驗(yàn)證平臺(tái),完成了控制器在FPGA開(kāi)發(fā)板上的硬件驗(yàn)證。從FPGA開(kāi)發(fā)板硬件驗(yàn)證結(jié)果來(lái)看,控制器在電路功能和時(shí)序方面滿足了設(shè)計(jì)的要求。整個(gè)NorFlash控制器模塊劃分和驗(yàn)證平臺(tái)的搭建合理可行,具有很好的兼容性和可操作性。 本論文完整地論述了NorFlash控制器的設(shè)計(jì)原理、具體的設(shè)計(jì)過(guò)程以及測(cè)試驗(yàn)證該設(shè)計(jì)的方法。設(shè)計(jì)的控制器實(shí)現(xiàn)了端口控制操作簡(jiǎn)單,符合CFI接口標(biāo)準(zhǔn)的NorFlash存儲(chǔ)器通用控制,具有實(shí)用性強(qiáng)和適用范圍廣的特點(diǎn)。
[Abstract]:NorFlash memory is widely used in the program code storage of smart phone and embedded system because of its high reliability, fast reading speed and on-chip execution ability. Therefore, the storage principle of NorFlash is studied. The internal structure and how to read the data stored in NorFlash reliably and quickly are of great significance, and the design of a controller matching NorFlash will have a good application prospect. Based on the research of NorFlash memory specification document and FPGA design method and technique, the whole frame of NorFlash controller is designed by analyzing the control operation and workflow of NorFlash. Using top-down design method and hierarchical design idea, the NorFlash controller is divided into several modules, and I / O interface module is completed by using VHDL hardware description language. The RTL level design of command control module and timing control module. Under the ISE integrated software environment of Xilinx Company, the simulation platform of NorFlash controller is built. The functional simulation is carried out by using ModelSim simulation software and NorFlash device model provided by Spansion. A comprehensive VHDL test program is written and a controller verification platform is built. The hardware verification of the controller on the FPGA development board is completed. From the result of the hardware verification of the FPGA development board, the controller meets the design requirements in the aspects of circuit function and timing. The module partition of the whole NorFlash controller and the construction of the verification platform are reasonable and feasible. Good compatibility and maneuverability. In this paper, the design principle of NorFlash controller, the concrete design process and the method of testing and verifying the design are discussed. The controller realizes the universal control of NorFlash memory, which is simple in port control operation and accords with the standard of CFI interface. The utility model has the characteristics of strong practicability and wide application range.
【學(xué)位授予單位】:西安電子科技大學(xué)
【學(xué)位級(jí)別】:碩士
【學(xué)位授予年份】:2013
【分類號(hào)】:TP333;TN791

【參考文獻(xiàn)】

相關(guān)期刊論文 前4條

1 陳勇;;有限狀態(tài)機(jī)的建模與優(yōu)化設(shè)計(jì)[J];重慶工學(xué)院學(xué)報(bào)(自然科學(xué)版);2007年05期

2 崔曉楠;;多元市場(chǎng)推動(dòng)NOR閃存的發(fā)展[J];今日電子;2006年09期

3 李建勛;樊曉光;禚真福;;嵌入式系統(tǒng)中基于閃存平臺(tái)的存儲(chǔ)管理策略[J];電子技術(shù)應(yīng)用;2010年05期

4 鄭文靜;李明強(qiáng);舒繼武;;Flash存儲(chǔ)技術(shù)[J];計(jì)算機(jī)研究與發(fā)展;2010年04期



本文編號(hào):1653585

資料下載
論文發(fā)表

本文鏈接:http://sikaile.net/kejilunwen/jisuanjikexuelunwen/1653585.html


Copyright(c)文論論文網(wǎng)All Rights Reserved | 網(wǎng)站地圖 |

版權(quán)申明:資料由用戶fd524***提供,本站僅收錄摘要或目錄,作者需要?jiǎng)h除請(qǐng)E-mail郵箱bigeng88@qq.com